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For the past four decades, silicon (Si) based complementary metal-oxide-
semiconductor (CMOS) technology has been dominating digital integrated circuits 
(ICs) in the semiconductor industry. Over the years, as transistors are scaled down and 
their performance enhanced, the need for these devices to consume lower power has 
become essential. Power consumption in ICs can be minimized by reducing the supply 
voltage (VDD) and leakage currents in the transistor. In the past few years, improvement 
in device performance has been brought about through innovations in the design of the 
MOSFET (such as strain engineering). However, it will be challenging to continue this 
performance enhancement of Si CMOS transistors in the near future, due to the 
fundamental limitations in the material properties of Si. Due to these fundamental 
limits, reducing the VDD further would have direct repercussions on the device 
performance. Therefore, non-Si electronic materials have been explored for future logic 
applications. InGaAs, with its high electron mobility, is an attractive candidate to 
replace Si as the channel layer for N-MOSFETs at sub-10 nm technology nodes. 
x 
 
However, several challenges need to be overcome before this technology can be 
successfully integrated in the IC manufacturing process. 
 In this thesis, source/drain (S/D) engineering for InGaAs N-MOSFETs is 
explored. Contact metals with low bulk resistivities, and low contact resistivities on 
highly n-type doped (n++) InGaAs are needed to reduce S/D resistances (RSD) and in 
turn boost the drive current of the MOSFETs. Due to their material properties, Ni based 
alloys (such as Ni-InGaAs and NiPt-InGaAs) are attractive materials for potential use 
as S/D contacts in InGaAs N-MOSFETs. Therefore, a selective etching process was 
developed to evaluate the feasibility of using Ni-InGaAs and NiPt-InGaAs as contact 
materials in an InGaAs N-MOSFET. The etch rates of Ni-InGaAs and NiPt-InGaAs in 
several wet etch chemistries were extracted using various characterization techniques. 
Subsequently, the selectivities of etching Ni and NiPt over Ni-InGaAs and NiPt-
InGaAs, respectively, were determined. High selectivities were obtained for HCl and 
HNO3 based chemistries, making them the most favorable choices for the selective 
removal of Ni and NiPt over Ni-InGaAs and NiPt-InGaAs, respectively. 
For achieving transistors with high drive current and switching speed, it is 
important to minimize the parasitic gate-to-drain capacitance (CGD) and RSD. In 
addition, at sub-10 nm technology nodes, advanced structures such as ultra-thin body 
FETs are required to reduce the short channel effects (SCE). In this thesis, an embedded 
metal S/D (eMSD) architecture was developed to reduce RSD and CGD in InGaAs n-
channel UTB-FETs. Long channel devices with Ni-InGaAs/Ni-InAlAs eMSD were 
successfully demonstrated with the help of the selective etching process developed 
earlier. In addition, the viability of using the eMSD design at future technology nodes 
was evaluated using technology computer aided design (TCAD) simulations. The 
results indicated that UTB-FETs with RSD and CGD that meet the International 
xi 
 
Technology Roadmap for Semiconductors (ITRS) requirements, can be achieved using 
the eMSD design. In addition, 3D structures such as fin field effect transistors 
(FinFETs) would be eventually required to further reduce SCEs such as drain-induced-
barrier-lowering (DIBL). 
To further reduce the RSD in InGaAs N-MOSFETs, ultra-shallow S/D extension 
(SDE) regions with low resistances are required. These ultra-shallow junctions have to 
be very abrupt and highly doped. Hence, sulfur monolayer doping (SMLD) using 
P2S5/(NH4)2Sx solution was developed for the formation of SDEs in InGaAs N-
MOSFETs. The n++-InGaAs films formed using SMLD were studied using various 
characterization methods. The electrical resistivities, carrier relaxation times and active 
doping concentration (ND) of the shallow n
++-InGaAs films were then extracted using 
Infrared Spectroscopic Ellipsometry (IRSE). Sub-10 nm n++-InGaAs layers were 
realized using SMLD with ND of ~1.7 × 10
19 cm-3. The SMLD process using 
P2S5/(NH4)2Sx was demonstrated on planar InGaAs N-MOSFETs and the effect of the 
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Modern complementary metal-oxide-semiconductor (CMOS) logic circuits are 
designed using n-channel and p-channel metal-oxide-semiconductor field-effect 
transistors, henceforth denoted as N-MOSFETs and P-MOSFETs, respectively. CMOS 
technology is predominantly silicon (Si) based as the Si semiconductor material is 
readily available and cheap. Since the early 1970s, the continuous success of 
semiconductor companies has heavily depended on the ‘down-scaling’ of the metal-
oxide-semiconductor field-effect transistor (MOSFET). Over the years, transistor 
dimensions have been scaled down to realize high-performance MOSFETs with high 
ON-state current (ION). In addition, dimension scaling increases the packing density 
(number of transistors per unit area), which in turn reduces cost per transistor. 
Furthermore, down-scaling the supply voltage (VDD) reduces power consumption in 
circuits, which in turn reduces packaging and cooling costs. 
Intel’s latest processor, code-named ‘Ivy Bridge’ at the 22-nm technology node, 
packs about 1.4 billion transistors in a 160 mm2 area [1]. A transistor behaves like a 
switch in logic circuits. It is expected to switch at extremely fast speeds while 
consuming very low energy. Intel’s Ivy Bridge runs 4000 times faster and consumes 
5000 times lesser energy compared to its first processor, the ‘4004’ [2]. Furthermore, 
the cost per transistor has reduced by a factor of about 50,000 in the last 40 years [2]. 
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Down-scaling of VDD is one of the main challenges currently faced by Si CMOS 
technology [3]. As mobility enhancement in Si MOSFETs reaches its limits, further 
scaling of VDD compromises the switching speed of the transistor. Therefore, new 
materials, processes, and device architectures have to be developed to overcome the 
physical scaling limits of conventional Si MOSFETs. 
1.2 Scaling Challenges of Transistors  
The scaling of transistors in CMOS technology has followed Moore’s law, 
which states that the number of transistors in integrated circuits (ICs) doubles roughly 
every two years [4]. However, it is essential that the circuit performance and power 
consumption of the chip do not deteriorate as the device dimensions are scaled down. 
In 1970, Dennard et al. [5] proposed a scaling methodology to enhance integrated 
circuit performance without increasing power consumption (Table 1.1). Power 
consumption per chip (PCHIP) can be expressed as follows [6]:  
                           TLEAKDDT
2
DDOUTCHIP NIVNVCfP  ,                         (1.1) 
where f is the frequency of signal change that scales by a factor of 1/k, COUT is the total 
output capacitance per transistor which scales by a factor of k, NT is the total number 
of transistors (NT  α/k2), and ILEAK is the leakage current of the transistor. As ILEAK is 
negligible in devices with large gate length (LG), PCHIP is dominated by the first term 
in Equation (1.1). This means that if the chip area (ACHIP) is constant (i.e. α = 1), then 
NT  1/k
2 and PCHIP remains constant. However, in recent years, power consumption 
has not been reduced adequately through VDD scaling and PCHIP has increased by ~10
5 
times [6]. Furthermore, ILEAK becomes significant as LG is scaled down aggressively. 
The following subsections describe the background information on the various effects 
that limit transistor scaling. 
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Table 1.1.  Scaling trends to improve integrated circuit performance [5]. 
Circuit or device parameters Symbol Scaling factor 
Gate length LG k 
Gate width WG k 
Gate oxide thickness TOX k 
Supply voltage VDD k 
Drive current in saturation regime ID,Sat k 
ID,Sat per unit WG ID,Sat /µm 1 
Gate oxide capacitance COX k 
Propagation delay TP k 
Chip area ACHIP α 
Number of transistors NT α/k2 
Power consumption per chip PCHIP α 
* α and k are dimensionless scaling factors. 
1.2.1 Leakage currents 
Quantum-mechanical tunneling of carriers through energy barriers [i.e. 
channel-gate dielectric barrier, source/drain (S/D)-to-substrate barrier, and S/D-to-
channel barrier] in highly scaled MOSFETs results in leakage currents, which in turn 
increases power dissipation. These leakage currents are: (i) gate leakage (IG) by 
tunneling mechanism, (ii) source-to-drain sub-surface leakage (ISS), and (iii) direct 
source-to-drain leakage (IS2D) by tunneling of carriers through the channel barrier.  
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In Si CMOS technology, as the device dimensions are scaled down, the silicon 
dioxide (SiO2) gate dielectric thickness (TOX) was reduced to achieve good electrostatic 
gate control over the channel region. Reducing TOX leads to a higher gate oxide 
capacitance (COX) which can be expressed in the following equation: 










,                                                       (1.2) 
where ε0 is the permittivity of free space, κ is the relative permittivity of the dielectric, 
and AG (LG·WG) is the area of the gate. However, the decrease in TOX results in an 
increase in IG due to the tunneling of electrons or holes from the channel to the gate 
(through the gate dielectric) for N-MOSFETs and P-MOSFETs, respectively. A higher 
COX can also be achieved by increasing κ of the gate dielectric [7], which can be 
achieved by using Si oxynitride composites [8]-[11] or high-κ dielectrics [12]-[26].  
A second significant source of leakage is the ISS. ISS is a result of poor gate 
control of the electrostatic potential at regions between the source and the drain that are 
far away from the dielectric-channel interface. As LG is scaled down, the drain voltage 
(VD) pulls down the potential barrier near the source region resulting in ISS [27]. 3D 
structures such as fin field effect transistors (FinFETs) or nanowire transistors have 
been proposed to minimize ISS [28]-[41]. The wrap around gate architectures in these 
devices provide excellent electrostatic gate control even at the sub-surface regions, 
thus, reducing ISS.  
The third leakage current component is IS2D. This component becomes 
significant as the LG becomes less than 10 nm (at room temperature) [42]. This extra 




1.2.2 Random dopant fluctuation 
In the current Si CMOS technology, doping concentration (N) in regions such 
as the channel or S/D of MOSFETs, are well controlled by the conventional beam-line 
ion implantation and annealing process. However, this process cannot accurately 
control the position of the dopants, which results in spatial fluctuations in the local 
doping concentration. This leads to a device-to-device variation in the threshold voltage 
(VT) of the MOSFETs. As LG is scaled down to sub-22 nm, the VT is eventually 
controlled by 100 dopant atoms or less, which makes it difficult to keep the VT variation 
low. 
This effect can be reduced by moving the dopants away from the channel 
surface using retrograde doping [43]-[46]. Another approach is to use an undoped 
channel and tuning the VT by varying the work function of the metal gate [47]-[49] or 
using multiple-gate architectures [50]-[52]. 
1.2.3 Power constrained scaling 
There are two main types of power dissipation in a CMOS circuit: (a) dynamic 
and (b) static. In CMOS technology, dynamic power (PD) is a result of the switching 
action during logic operations. PD is a strong function of VDD as shown below [53]: 
                                             fVCP 
2
DDOUTD .                                               (1.3) 
PD can be minimized by reducing the VDD. The other component is the static power 
(PS), which manifests during the holding of the logic states between the switching 
operations [53]: 
                                                 DDLEAKS VIP   .                                              (1.4) 
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ILEAK is a combination of the different leakage currents described in Section 1.2.1. PS 
is unavoidable and becomes a dominant factor as the device dimensions are scaled 
down. Decreasing ILEAK by the various methods explained earlier in Section 1.2.1, 
reduces PS. 
1.3 Motivation for Using III-V Materials 
The carrier transport in transistors with extremely small LG is typically in the 
quasi-ballistic or ballistic regime. The saturation drain current (ID,Sat) of such a 
transistor is limited by the thermal injection velocity (vinj) and is given by [54]-[55]: 

































 ,             (1.5) 
where q is the elementary charge (1.6×10-19 C), NS,Source is the carrier concentration 
near the source edge, rC is the backscattering coefficient which is a measure of the 
number of carriers that are scattered back to the source, and VGS is the gate voltage. The 
injection velocity and NS,Source are a function of the effective mass of the charge carriers 
in the channel material [56]-[57]. Materials with a small effective mass along the 
transport direction (high vinj) and a large effective mass [i.e. high density of states 
(DOS)] in the transverse direction are desired to achieve high ID,Sat in MOSFETs. 
Since the last decade, strain techniques have been employed in Si MOSFET to 
boost its channel mobility [58]-[68] and achieve high ID,Sat. However, Si technology is 
reaching its limits in terms of mobility enhancement using strain engineering. One 
method to attain high channel mobility, and therefore ID,Sat in MOSFETs, is to replace 
the Si channel with high-mobility materials that have high intrinsic carrier mobilities 




Fig. 1.1.  Plot of the electron (black circles) and hole mobilities (blue squares) at       
300 K, for Si, germanium (Ge) and various III-V compound semiconductors.   
 
Fig. 1.2.  (a) Electron mobility (µe) versus composition x for InxGa1-xAs. µe increases 
with higher indium composition. (b) Electron effective mass me* versus composition x 
for InxGa1-xAs. me* decreases with increasing indium composition, leading to higher µe 
in (a). (c) Band gap EG versus composition x for InxGa1-xAs. InxGa1-xAs offers a wide 
range of EG from 0.36 eV to 1.42 eV. 
candidates for potential use as channel materials in N-MOSFETs, due to their high 
electron mobility (μe) [Fig. 1.1] [69].  
In addition, III-V MOSFETs can be fabricated using the conventional “top-down” 
lithography processes currently used in Si CMOS. Furthermore, III-V compound 
semiconductors provide a wide selection of band gaps and materials. Hence, III-V 
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heterostructures allow greater flexibility in band gap engineering and device design for 
both high-performance and low-power applications, compared to Si-based 
heterostructures [such as Si/silicon germanium (SiGe)].  
Due to these advantages, III-V materials have been studied extensively 
(including various arsenides and antimonides) [70]-[95], for potential application in 
CMOS technology. Indium gallium arsenide (InGaAs) is a promising alternative for 
possible use as the channel material of N-MOSFETs [95]. The μe of InGaAs, as a 
function of the indium composition (x), is plotted in Fig. 1.2 (a) [96]. μe increases with 
increasing x due to a reduction in the electron effective mass (me*) [97], as shown in 
Fig. 1.2 (b). The minima observed in Fig 1.2 (a), in the region of x ~ 0.1 to 0.2, can be 
attributed to alloy scattering [96]. In addition, InGaAs offers a wide range of band gaps 
from 0.36 eV [indium arsenide (InAs) with x = 1] to 1.42 eV [gallium arsenide (GaAs) 
with x = 0] as illustrated in Fig. 1.2 (c) [98].  
According to the International Technology Roadmap for Semiconductors 
(ITRS), InGaAs could be used in CMOS technology as early as 2018 [99]. Fig 1.3 
illustrates ID,Sat versus VGS of an InGaAs N-MOSFET and a Si N-MOSFET. Although 
the DOS in InGaAs is lower than that in Si, the higher vinj of InGaAs results in a higher 
ION at the same off-current (IOFF) [at a fixed gate overdrive (VGS - VT)] compared to the 
Si N-MOSFET [69]. The high ION in turn reduces the propagation delay (TP) of the 
CMOS inverter [100]: 

















T ,                                        (1.6) 
where CL is the total load capacitance of the CMOS inverter. ION,N and ION,P are the 
ON-state current of the N-MOSFET and the P-MOSFET, respectively.  Furthermore, 




Fig. 1.3. Comparison of ID,Sat-VGS between a Si N-MOSFET (blue solid curve) and an 
InGaAs N-MOSFET (red solid curve). A higher ION can be achieved for the InGaAs   
N-MOSFET at the same gate overdrive (VGS-VT). Furthermore, using an InGaAs          
N-MOSFET allows the down-scaling of VDD without compromising ION. The InGaAs 
and Si N-MOSFETs are assumed to have the same subthreshold swing (S). 
reduced (V’DD) to maintain the same ION and IOFF. Since these devices have a low PD 
(at a fixed switching frequency) [Equation (1.3)], they can be used in low operating 
power (LOP) applications. 
1.4 Challenges for III-V CMOS Logic 
Several challenges need to be overcome before Si can be replaced with a new 
channel material at future technology nodes. If III-V materials are introduced in the 
sub-10 nm technology nodes, they will have to outperform the Si alternative. In 
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Fig. 1.4.  Schematic illustrating the key technical challenges faced in the realization 
and integration of high mobility III-V channel MOSFET on Si substrates for future 
logic applications. 
be scalable over a few technology nodes. Some of the problems that need to be 
addressed include: (i) formation of a high-quality gate stack (with minimal trap density), 
(ii) achieving low gate-to-drain capacitances (CGD) and S/D resistances (RSD), (iii) 
realizing high-performance III-V P-MOSFETs, (iv) integration of III-V transistors on 
a Si platform, and (v) “DOS bottleneck”. Fig. 1.4 illustrates these key challenges. These 
technical challenges are described in the following subsections.  
1.4.1 Realization of high-quality gate stack 
The gate stack of a MOSFET typically consists of a metal gate and a high-κ 
dielectric layer. The gate stack is an important part of a transistor as it controls its 
switching behavior. A high-quality interface with minimal defects between the gate- 
dielectric and the channel is necessary for the gate to function properly. Hence, the 
dielectric must be free of trapped charges and other defects, have a smooth interface 
with minimal interfacial imperfections, and have high thermal stability. The native 
oxides of III-V have very poor electrical properties in comparison with that of Si. A 
high interface state trap density (Dit) between the gate dielectric, and the channel 
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interface results in ‘Fermi level pinning’ [101]. This phenomenon, which is common 
in III-V materials, inhibits the ability of the gate to modulate the surface potential of 
the channel [101]. Moreover, the high surface roughness at the dielectric channel 
interface, Dit, and the defects or traps in the gate dielectric severely degrades the 
mobility of carriers in the channel. The mobility degradation can be attributed to 
mechanisms such as phonon, coulomb, and surface roughness scattering [102]-[103]. 
Therefore, a high-quality dielectric-channel interface is paramount in fully utilizing the 
advantages of III-V materials over Si in terms of mobility and vinj. 
In 2003, GaAs MOSFET with aluminum oxide (Al2O3) deposited using atomic 
layer deposition (ALD) was demonstrated [104]. During ALD, native oxide on the 
GaAs surface was removed in the early stages of deposition [105]-[107], which was 
followed by the immediate deposition of the high-κ dielectric (i.e. Al2O3). 
Subsequently, this ALD process was demonstrated on InGaAs [108], InAs [109], and 
indium phosphide (InP) [110] MOSFETs with promising results. Several techniques to 
passivate III-V surfaces have been investigated to improve the quality of gate stacks 
deposited on III-V materials in order to reduce the amount and influence of dielectric 
and interface defects. These include (i) surface cleaning prior to deposition [111]-[112], 
(ii) inserting interfacial layers between the dielectric and the channel [113]-[114], (iii) 
post-deposition treatments [111], [115], (iv) alternate high-κ dielectrics [116]-[117], (v) 
changing the surface orientation of the III-V material [118]-[120], and (vi) using a 
buried-channel device structure [121]-[122]. The best results have been obtained in an 
InGaAs buried-channel structure, where the gate stack consists of an InP capping layer, 
and an ALD TaSiOx dielectric [121]. The performance of this InGaAs N-MOSFET 
exceeded that of the state-of-the-art Si N-MOSFET [69]. 
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1.4.2 Integration on a Si platform 
The integration of III-V transistors on a Si substrate is a key challenge that 
needs to be addressed. Integration is essential as it decreases the production cost due to 
the existing mature Si processing technology. Various integration techniques have been 
proposed including (a) buffer layer growth [73], [123]-[124], (b) III-V-on-insulator 
(III-V-OI) [125]-[127], and (c) aspect ratio trapping (ART) [128]-[133].  
Direct growth of III-V materials on Si is extremely challenging due to their 
large lattice mismatch. The abrupt lattice transition can be resolved by employing a 
buffer layer such as InxAl1-xAs or AlxGa1-xAs, where the lattice constant is gradually 
increased from that of Si to the lattice of the desired III-V material. The misfit 
dislocations and defects are confined in the buffer layer, allowing the growth of defect-
free III-V layers that are fully relaxed or slightly strained. Successful integration of 
In0.7Ga0.3As and In0.53Ga0.47As MOSFETs have been demonstrated on Si by molecular 
beam epitaxy (MBE) [121] and metal organic chemical vapor deposition (MOCVD) 
[124] techniques, respectively. However, the buffer layer thickness which is typically 
around 1 μm has to be drastically reduced to ensure the feasibility of this approach. A 
thin buffer layer is essential because it requires shorter growth time. A shorter growth 
time increases the throughput during the fabrication process, which in turn reduces cost 
of production. 
Another way to integrate III-V on Si is by the layer transfer of the desired         
III-V material onto a Si substrate covered by a dielectric such as SiO2 or Al2O3, which 
is similar to the well-established silicon-on-insulator (SOI) technology. The desired  
III-V layer grown on a donor wafer is transferred to an oxide-covered Si substrate by 
direct wafer bonding and etch back process [125], or by epitaxial layer transfer [126]-
[127]. Similar to SOI, the III-V-OI layer can be either relaxed or strained [134]. 
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However, the main challenge for this approach is that it requires expensive sacrificial 
donor wafers.  For example, to produce III-V-OI on a 12 inch Si wafer, the III-V layers 
need to be grown on a 12 inch donor wafer, which is not only challenging, but also 
expensive. 
Recently, a promising integration approach called ART was introduced which 
allows direct growth of III-V material on Si without the need of a thick buffer layer 
[131]. In this technique, the III-V materials are grown in high-aspect-ratio SiO2 
trenches on Si. The dislocations formed during the growth of the III-V materials on Si 
(induced by large lattice mismatch) are terminated on the SiO2 sidewalls. Hence, the 
material that grows out of the trench is free of dislocations and can be used for device 
fabrication. Ge, GaAs and InP films have been grown using ART [128]-[133]. ART 
combined with epitaxial lateral overgrowth (ELO) produces uniform films with low 
defect density [131]. GaAs MOSFETs have been demonstrated using ART-ELO [128].  
Although there are several promising integration approaches, detailed studies 
on the defect density and solutions to minimize these defects have not been explored. 
Furthermore, achieving both N-MOSFETs and P-MOSFETs with different channel 
materials and lattice constants on a same planar surface will be extremely challenging. 
These critical issues needs to be addressed in the near future. 
1.4.3 III-V P-MOSFETs 
There is a large imbalance between µe and hole mobility (µh) in III-V materials, 
as seen in Fig. 1.1. There is not a single material with both µe and µh above 5000 cm
2·V-
1·s-1 and 1500 cm2·V-1·s-1, respectively. In addition, µh is significantly lower than µe, 
which results in a lower ION for the P-MOSFET compared to the N-MOSFET. 
Therefore, a future where III-V N-MOSFETs and P-MOSFETs, made of different 




in indium gallium antimonide (InGaSb) [135], ~ 1300 cm2·V-1·s-1 in gallium 
antimonide (GaSb) [136], and ~1,200 cm2·V-1·s-1 in indium antimonide (InSb) [137] 
have been achieved. These are now the most promising candidates for channel 
materials in III-V P-MOSFETs. Uniaxial strain has been used in the channel of Si          
P-MOSFETs to boost their performance to match that of the N-MOSFET [138]. This 
approach can be explored for III-V semiconductor materials [139]-[141]. III-V               
P-MOSFETs using GaAs [142], InGaAs [143], GaSb [144], and InGaSb [144] have 
been demonstrated. However, their performance still lags behind that of the III-V         
N-MOSFETs. Currently, Ge P-MOSFET technology [145], which is more mature, has 
the advantage over III-V P-MOSFETs.  
1.4.4 Source/Drain regions with low CGD and RSD  
Low CGD and RSD are vital to achieve transistors with high ION and short TP. 
CGD is slightly higher due to the higher permittivity of the III-V materials over Si (about 
10 % higher for In0.53Ga0.47As). Moreover, the device structure has a significant impact 
on CGD. Parasitic outer fringing capacitances (COF), associated with the gate sidewalls, 
become dominant as the devices scale down [138]. For instance, introducing raised S/D 
architectures increases COF, as the proximity between the S/D and the gate sidewall 
reduces. Similarly, high RSD is a significant concern at future CMOS technology nodes. 
The channel resistance (RCH) in III-V MOSFETs decreases significantly as the LG scales 
down aggressively. Therefore, the ION is eventually limited by RSD. RSD becomes more 
critical in advanced device structures such as FinFETs [74]-[75] and nanowire 
transistors [146]-[149]. 
A self-aligned S/D architecture can be used to reduce RSD. In this scheme, the 
contacts are formed without an optical alignment to the gate. Self-alignment reduces 
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the distance between the gate and the contact, thus reducing RSD. Self-aligned contacts 
have been successfully demonstrated on III-V HEMTs with promising results [150]-
[151]. The resistivity of the S/D regions has to be small to reduce RSD. Compared to Si 
MOSFETs, a lower RSD can be achieved with InGaAs as the S/D material. Although 
the active n-type doping that can be achieved in InGaAs (mid-1019 cm-3) is lower than 
that of Si (mid-1020 cm-3), a lower resistivity can be attained due to the much higher µe 
[> 1000 cm2·V-1·s-1 (at room temperature)] [152] in InGaAs compared to Si                      
[< 100 cm2·V-1·s-1 (at room temperature)].  
Furthermore, a very low Ohmic contact resistance (RC) is required between the 
contact metal and the highly n-type doped S/D regions. A low contact resistivity (ρC) 
of ~1×10-8 Ω·cm2 on n-type In0.53Ga0.47As has been shown using in situ deposited 
molybdenum (Mo) contacts [153]-[154]. Hence, Mo is a good candidate for                
non-self-aligned contacts in InGaAs N-MOSFETs.  However, for self-aligned contacts 
on InGaAs, the lowest ρc was obtained for nickel-indium gallium arsenide (Ni-InGaAs) 
metallic contacts (~1×10-6 Ω·cm2) [155]-[156]. The ρc of Ni-InGaAs needs to be 
reduced further to compete with the in situ Mo contacts. 
1.4.5 Density of States (DOS) Bottleneck  
As mentioned in Section 1.3, when III-V channel materials are introduced at 
future technology nodes, MOSFETs will be operating in the quasi-ballistic or ballistic 
regime. At such extremely scaled device dimensions, ID,Sat will depend on vinj and DOS 
[Equation 1.5]. Although the small transport mass of the charge carriers in III-V 
materials leads to a high vinj, they have low DOS in the Γ-valley. The low DOS will 
decrease the inversion charge (Qinv) in the channel of a MOSFET (at a given VGS), 
which will reduce ID,Sat. This is commonly known as the “DOS bottleneck” [157].  
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The key to realizing high-performance III-V MOSFETs at sub-10 nm 
technology nodes is to increase the DOS while maintaining a high-enough vinj. The 
DOS bottleneck can be overcome by changing the surface orientations of the III-V 
materials and using the L-valley along with the Γ-valley [158]-[162].  
1.5   Objective and Organization of Thesis 
III-V materials are projected to replace Si as the channel in sub-10 nm 
technology generations and beyond. At such small dimensions, key changes in the 
fundamental materials, processes, and device structures are required to achieve the 
important device performance goals. The objective of this thesis is to address some of 
the issues faced by the current III-V device technology. The research in this thesis 
focuses on solutions for contact and doping challenges in the S/D of InGaAs N-
MOSFETs. 
Chapter 2 presents a literature review on the basic concepts and components of 
S/D series resistance in an InGaAs N-MOSFET, background information on the contact 
technologies used for III-V materials and the current status of research on self-aligned 
contact technology for InGaAs N-MOSFETs.  
In Chapter 3, a selective etching process is developed to ascertain the feasibility 
of using self-aligned metallic contacts in an InGaAs N-MOSFET fabrication process. 
This Chapter explores the selective etching of Ni over Ni-InGaAs and NiPt over NiPt-
InGaAs. The etch rates and selectivities of these metals and metallic alloys, in various 
wet etch chemistries, is extracted using sheet resistance method, transmission electron 
microscopy images and surface profiler measurements.  
In Chapter 4, a novel InGaAs n-channel ultra-thin body FET with an embedded 
metal S/D (eMSD) design is demonstrated. The eMSD architecture helps to reduce RSD 
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without increasing process complexity or compromising CGD. The feasibility of using 
the eMSD design at future technology nodes is evaluated using technology computer 
aided (TCAD) simulations.  
In Chapter 5, sulfur monolayer doping (SMLD) using P2S5/(NH4)2Sx solution 
is studied for possible use in the formation of S/D extensions of InGaAs N-MOSFETs. 
This technique is capable of achieving abrupt, ultra-shallow, and damage-free junctions 
with high doping concentrations. The SMLD samples are characterized using micro-4-
point probe measurements, transmission line model structures, and secondary ion mass 
spectrometry analysis. Infrared spectroscopic ellipsometry is used to extract electrical 
resistivities, carrier relaxation times, and active carrier concentration of the shallow and 
highly n-type doped InGaAs films. This Chapter demonstrates the SMLD process on 
planar InGaAs N-MOSFETs, and investigates the effect of the dopant activation 
conditions on device performance.  







Source/Drain Series Resistance in 
InGaAs N-MOSFETs 
 
2.1   Introduction 
This Chapter documents a review of recent work in the literature, so as to 
provide basic understanding of recent technological developments that are related to 
this thesis research. Sections 2.2 and 2.3 of this Chapter describe the concept of 
source/drain (S/D) resistances (RSD) and its various components in an InGaAs                 
n-channel metal-oxide-semiconductor field effect transistor (N-MOSFET). 
Subsequently, a history of S/D engineering in III-V MOSFETs is presented in       
Section 2.5. In addition, self-aligned S/D contact technology for InGaAs N-MOSFETs 
is introduced in Section 2.4, with emphasis on nickel-indium gallium arsenide (denoted 
as Ni-InGaAs) based metallic contacts.  
2.2 Concept of Source/Drain Series Resistance  
As mentioned in Chapter 1, in a transistor, high ON-state current (ION) can be 
achieved by minimizing the total resistance (RT). RT (in the linear regime) is the series 
combination of channel resistance (RCH) and RSD. RT can be expressed as [163]:  
                                            SDCHT RRR   .                                           (2.1) 
Fig. 2.1 (a) shows RT between the source and drain terminals of an InGaAs       




Fig. 2.1.  (a) Schematic illustrating the different resistance components in an InGaAs 
N-MOSFET (in the linear regime). The total resistance RT of the transistor is the 
summation of the channel resistance RCH, and the parasitic resistance RSD = RSOURCE + 
RDRAIN. (b) The scaling trend for RCH and RSD in Si N-MOSFETs (taken from                
Ref. [164]). As RCH reduces with gate length, RT becomes dominated by RSD. Therefore, 
RSD needs to be minimized to achieve a high ION in the transistor.  
is dominated by RSD [163]. Moreover, RSD becomes comparable to RCH at the 22 nm 
technology node [164] [Fig. 2.1 (b)]. Therefore, beyond the 22 nm technology node, 
RSD becomes a bottleneck for improving device performance. 
2.3 Elements of Source/Drain Resistance 
RSD of an InGaAs N-MOSFET can be mainly divided into three separate 
resistance components: (a) S/D extension (SDE) resistance (RSDE), (b) deep S/D 
resistance (RS/D), and (c) contact resistance (RC) at the contact-semiconductor interface. 
Fig. 2.2 highlights these components. Assuming an ideal box-like doping profile, RSDE 
and RS/D can be expressed as [165]:  
























































,                                     (2.3) 
where ρSDE is the extension region resistivity, LSDE is the extension length, WG is the 
gate width, XJSDE is the junction depth of the SDE, ρS/D is the resistivity of the deep S/D 
region, LS/D is the lateral diffused length of the deep S/D region, XJS/D is the junction 
depth of the deep S/D, and TInGaAs is the thickness of InGaAs consumed during ‘silicide-
like’ contact formation. 
The resistivity of InGaAs (ρInGaAs), in the S/D and the SDE regions can be 
expressed as [165]: 











,                                  (2.4) 
where q is the elementary charge (1.6×10-19 C), n and p are electron and hole carrier 
concentration, respectively. μe and μh are the electron and hole carrier mobility, 
respectively.  
 













RC depends on the specific contact resistivity (ρC), the sheet resistance of the 
semiconductor (RS), the width of the contact (WC), length of the contact (LC), and 
transfer length (LT). RC is given by [166]:  




















.                                        (2.5) 
As seen in Equation (2.5), it is evident that RC is a strong function of ρC, which 
is given by [166]:  























,                                 (2.6) 
where π is the ratio of a circle’s circumference to its diameter, εS is permittivity of the 
semiconductor, me
* is the electron effective mass, ϕB,N is the electron Schottky barrier 
height (SBH), ħ is Planck’s constant, and ND is the doping concentration of the 
semiconductor.  
From Equations (2.2), (2.3), and (2.5), it can be inferred that RSD strongly 
depends on parameters such as WC, XJSDE, XJS/D, ND, LSDE, and LS/D. XJSDE and XJS/D 
need to be minimized to reduce short channel effects (SCEs). However, this leads to 
high RSD. Thus, engineering the other parameters such as ND, LSDE, and LS/D becomes 
imperative. RSD can be reduced by increasing ND, reducing LS/D, and reducing the ϕB,N 
between the contact metal and the highly n-type doped (n++) S/D regions. 
2.4 Source/Drain Engineering in III-V N-MOSFETs 
Si CMOS technology employs a self-aligned S/D scheme to reduce RSD [167]. 
However, in the case of III-V MOSFETs, S/D contacts are typically non-self-aligned 
and typically formed using a lift-off process [73], [85], [168]-[191]. Non-self-aligned 
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contacts lead to a large LS/D, resulting in a high RS/D [Equation (2.3)], which in turn 
increases RSD and decreases ION. Moreover, contacts for III-V MOSFETs have been 
predominantly gold (Au) based, such as TiPtAu and NiAuGe [168]-[191]. However, 
Au is a contaminant in Si devices. Hence, gold-free contacts are necessary when Si and 
III-V MOSFETs are integrated on a common platform in the future. Thus, new Si 
CMOS compatible contact materials, with low-resistances, are required for S/D 
contacts in III-V MOSFETs. Furthermore, if III-V fin field effect transistors (FinFETs) 
are introduced at future technology nodes to control SCEs, reducing RSD would become 
more critical in achieving high ION. III-V FinFETs would suffer from high RSDE because 
of the narrow width of the fins (smaller WG) used in these devices [Equation (2.2)]. 
One solution to reduce RSDE is to form self-aligned metallic contacts on these small fins, 
which decreases RS at the SDE regions, thus reducing RSDE. Moreover, a self-aligned 
contact scheme reduces LS/D and improves the scalability of the transistor. Section 2.5 
elucidates the concept of self-aligned contacts for InGaAs N-MOSFETs. 
RSD and ION are also affected by ND of the S/D and SDEs. High quality           
ultra-shallow junctions are required in the SDE regions for suppressing source-to-drain 
leakage and SCEs such as drain-induced-barrier-lowering (DIBL), especially in        
sub-10 nm MOSFETs. High ND in the SDE regions reduces RSDE through a reduction 
in ρSDE [Equation (2.2)]. Furthermore, RC decreases as ND is increased due to the 
lowering of ρC at the metal-semiconductor interface. The highest ND of InGaAs reported 
in the literature is ~6×1019 cm-3 that was achieved by in situ doping [192]. However, 
this is lower than the active n-type doping that can be achieved in Si (>1020 cm-3). 
Moreover, incorporating in situ doping in device fabrication processes is challenging 
as it requires selective growth of the III-V material in the S/D regions. Furthermore, 
doping techniques that are conformal are required to form SDEs of 3D structures such 
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as FinFETs and nanowire transistors. In the future, as the fin pitch is decreased to 
reduce the device dimensions, realizing conformal doping profiles will become even 
more challenging. Conventional beam-line ion implantation used in the industry will 
not be able to achieve this goal. Furthermore, ion implantation induces crystal damage 
and defects at small fin dimensions that would otherwise be difficult to recover due to 
a lack of sufficient crystalline seed for crystal regrowth, resulting in higher leakage 
current and RSD. Hence, new doping techniques that can produce abrupt and ultra-
shallow junctions with high ND, few defects, and conformality are necessary (described 
in Chapter 5).  
2.5 Self-Aligned Metallic Contacts for InGaAs N-MOSFETs 
Self-aligned silicides (‘salicide’) have been used to form the S/D contacts of 
MOSFETs in Si CMOS technology. In a salicide contact scheme, the S/D contacts are 
formed adjacent to the gate (separated by a spacer). The proximity of metal contacts to 
the channel helps to reduce RS/D. This salicide process is well established for Si 
MOSFETs. Several silicides such as nickel silicide (NiSi) [193]-[204], cobalt silicide 
(CoSi) [205]-[210], titanium silicide (TiSi) [211]-[215], platinum silicide (PtSi)     
[216]-[220], and nickel-platinum silicide (NiPtSi) [221]-[225] have been studied 
extensively. To exploit the advantages of this self-aligned contact scheme, metallic 
alloys such as Ni-InGaAs, cobalt-InGaAs (Co-InGaAs) and palladium-InGaAs         
(Pd-InGaAs) were studied for potential use in InGaAs N-MOSFETs.   
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2.5.1 Ni-InGaAs Contact Technology 
(a) Ni-InGaAs formation process 
Fig. 2.3 depicts the Ni-InGaAs formation process. Native oxide is removed 
from InGaAs surface by cleaning the samples using dilute hydrofluoric acid (DHF) or 
hydrochloric acid (HCl). Subsequently, nickel (Ni) is deposited on the InGaAs surface 
and annealed at 250 °C or above to form Ni-InGaAs. Fig. 2.4 shows the cross-sectional 
Transmission Electron Microscopy (TEM) images of the Ni-InGaAs formation process 
[226].  The as-deposited Ni thickness was ~30 nm [Fig. 2.4 (a)]. This Ni layer was then 
annealed at 250 °C to form ~ 45 nm thick Ni-InGaAs [Fig. 2.4 (b)]. Ni-InGaAs had a 
crystalline structure as shown in the high resolution TEM image in Fig. 2.4 (c). 
 
Fig. 2.3.  Schematic illustrating the process of Ni-InGaAs formation. 
 
Fig. 2.4.  (a) As-deposited Ni film (~30 nm) on an InGaAs/InP substrate. (b) The ∼45 
nm thick Ni-InGaAs film formed after the samples were annealed at 250 °C. (c) High 
resolution TEM of the Ni-InGaAs/InGaAs interface. Crystalline Ni-InGaAs was 
formed and the atomic compositions of Ni, In, Ga, and As were 51, 12, 14, and 23, 














(b) Crystal structure of Ni-InGaAs  
The crystal structure of Ni-InGaAs was studied by Ivana et al. [227]. High 
resolution TEM and X-Ray Diffraction (XRD) were used to study the Ni-InGaAs film 
formed at 250 °C. Fig. 2.5 (a) and 2.5 (b) display the cross-sectional TEM images and 
the selective area diffraction (SAD) pattern (taken from the region indicated by the 
white circle), respectively. The SAD pattern shows a highly epitaxial Ni-InGaAs layer. 
Analysis of the diffraction pattern reveals a hexagonal crystal structure for the              
Ni-InGaAs film [Fig. 2.5 (c)]. Fig. 2.5 (d) illustrates a model of the unit cell of  
 
Fig. 2.5. (a) TEM image of the Ni-InGaAs/InGaAs sample. (b) The SAD pattern 
obtained from the region shown in (a). The diameter of the circle is 150 nm. (c) High 
resolution TEM image of Ni-InGaAs/InGaAs. The corresponding diffraction patterns 
are shown in the inset. (d) Unit cell of Ni-InGaAs phase. Ni-InGaAs shows a NiAs (B8) 





















Ni-InGaAs. The composition and structure of the Ni-InGaAs film resemble the NiAs 
(B8) structure [228]-[230]. In this structure, Ni atom occupies the (0, 0, 0) and                 
(0, 0, 1/2) positions, a gallium (Ga) or indium (In) atom occupies the (1/3, 2/3, 1/4) 
positions, and an arsenic (As) atom occupies the (2/3, 1/3, 3/4) positions. The lattice 
parameters of Ni-InGaAs were extracted to be a = 0.396 ± 0.002 nm and c = 0.516        
± 0.002 nm. 
(c) Other material properties of Ni-InGaAs  
Ivana et al. studied the effect of the annealing temperature Tanneal and time tanneal 
on the reaction between Ni and InGaAs [227]. Ni with different thicknesses tNi were 
deposited on InGaAs/InP substrates and annealed at different temperatures, ranging 
from 200 to 350 °C, for 60 s. The RS of the annealed samples were then measured       
[Fig 2.6 (a)]. There was no significant reaction observed at 200 ºC. However, a very  
 
Fig. 2.6. (a) RS of Ni-on-InGaAs samples annealed at various temperatures for a fixed 
time of 60 s. The inset shows an illustration of the formation of Ni-InGaAs (bottom) 
by annealing as-deposited Ni-on-InGaAs (top) at temperature Tanneal for time tanneal.       
(b) Time evolution of RS for ~28 nm of deposited Ni on InGaAs annealed at 250 
°C. 
These figures are taken from Ref. [227]. 
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Fig. 2.7. Correlation between the as-deposited Ni thickness and the corresponding   
Ni-InGaAs thickness. A linear relationship is observed. A thickness ratio of ~1: 1.7 for 
Ni to Ni-InGaAs was extracted. This figure is taken from Ref. [227]. 
 
Fig. 2.8. (a) RS of Ni-InGaAs as a function of Tanneal. The samples were annealed for 
5 min in vacuum. RS before and after selective wet etching of unreacted metal is also 
plotted. (b) ρC of Ni-InGaAs as a function of Tanneal on samples with (blue stars) and 
without (black diamond-shaped dots) SiO2 cap. This figure was taken from Ref. [156]. 
thin intermixed layer was suspected to have formed at the Ni/InGaAs interface. The Ni 
layer was fully consumed to form a uniform Ni-InGaAs layer, at Tanneal = 250 °C and 
above, for tanneal = 60 s. Ni-InGaAs was found to have a higher resistivity than Ni. The 
effect of tanneal was also investigated. Samples were annealed at 250 °C for different 
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annealing times. Fig. 2.6 (b) plots RS as a function of annealing time. RS increased and 
later saturated as the annealing time exceeded 20 s, which indicates the completion of 
the reaction between Ni and InGaAs. In addition, it was seen that 1 nm of Ni reacted 
with In0.53Ga0.47As to form ~1.7 nm of Ni-InGaAs (Fig. 2.7).  
A similar study was conducted by Czornomaz et al. [156]. Fig. 2.8 (a) shows 
RS as a function of the annealing temperature. The results were the same as those 
reported by Ivana et al. [227]. Fig. 2.8 (b) shows the ρC of Ni-InGaAs as a function of 
Tanneal. ρC of ~ 1.46 × 10-6 Ω·cm2 was obtained on In0.53Ga0.47As with ND of 1 × 1019 cm-
3 at 230 °C. ρC was relatively constant up to 400 °C, and increased at higher annealing 
temperatures, which suggested that the electrical properties of Ni-InGaAs degrade at 
temperatures above 400 °C. The thermal stability of the Ni-InGaAs contacts improves 
in the presence of a silicon dioxide (SiO2) capping layer, which is deposited before the 
annealing step. Ni-InGaAs formed in the presence of an SiO2 capping layer showed a 
very stable ρC of about 1 to 1.5 × 10-6 Ω·cm2 at temperatures up to 500 °C, which makes 
Ni-InGaAs suitable for standard CMOS backend processing.  
(d) Schottky barrier height of Ni-InGaAs on In0.53Ga0.47As 
The band alignment of Ni-InGaAs on unintentionally n-type doped 
In0.53Ga0.47As (~ 1× 10
16 cm-3) was studied by Mehari et al. [231]. The SBH for 
electrons ϕB,N was extracted using temperature dependent current-voltage (I-V) 
characteristics of Ni-InGaAs Schottky contacts to n-In0.53Ga0.47As. Fig. 2.9 (a) shows 
the schematic of the Schottky diode used for this experiment while Fig. 2.9 (b) portrays 
the corresponding energy band diagram at the Ni-InGaAs/InGaAs interface. The 
measurements were conducted within a temperature range of 80-300 K. ϕB,N of                 




Fig. 2.9.  (a) Schematic illustrating the cross-section of Ni-InGaAs Schottky diodes 
and (b) the corresponding energy band diagram at the Ni-InGaAs/InGaAs interface 
[231]. 
nearly ideal I-V facilitating the accurate extraction of ϕB,N, which was attributed to the 
lack of native oxides and contaminants at the Ni-InGaAs/InGaAs interface. These 
results indicated that to achieve better Ohmic contacts further improvements are 
required to reduce ϕB,N between Ni-InGaAs and n++-InGaAs. 
(e) InGaAs N-MOSFETs with Ni-InGaAs Self-Aligned Source/Drain 
In0.7Ga0.3As N-MOSFETs with self-aligned Ni-InGaAs S/D were first 
demonstrated by Xingui et al. [232]. Fig. 2.10 (a) elucidates the key steps in the process 
flow used for the device fabrication. The InGaAs sample was cleaned using HCl, 
ammonium hydroxide (NH4OH) and ammonium sulfide [(NH4)2S] solutions to remove 
native oxide, excess arsenic and passivate the surface, respectively, prior to gate 
dielectric deposition. Subsequently, ~7 nm aluminum oxide (Al2O3) was deposited 
using atomic layer deposition (ALD). Tantalum nitride (TaN) gate electrode was then 
sputtered, and patterned using optical lithography and a chlorine-based plasma etching 
process. ~27 nm of Ni was then sputtered, and the samples were annealed at 250 ºC for 















with the selective removal of unreacted Ni using hot HCl. The TEM images in Fig 2.10 
(b)-(d) show the various cross-sections of the In0.7Ga0.3As channel MOSFET. 
Fig. 2.11 displays the electrical characteristics of a transistor with LG = 1 µm 
and WG = 50 µm. ION and peak transconductance (GM) values of ~100 µA/µm and          
 
Fig. 2.10. (a) Schematic of the process flow used in the fabrication of an InGaAs N-
MOSFET with Ni-InGaAs self-aligned S/D. Cross-sectional TEM images of various 
parts of the MOSFET are shown in (b)-(d). Ni-InGaAs was ~43 nm thick. A distinct 
interface between Ni-InGaAs and InGaAs was observed. These figures are taken from 
Ref. [232]. 
 
Fig. 2.11. (a) ID-VGS and GM-VGS plot of an In0.7Ga0.3As N-MOSFET with self-aligned 
Ni-InGaAs S/D. The device with LG = 1 µm has an ION of ~100 µA/µm and peak GM 
of 74 µS/µm at VD = 1.1 V. (b) ID-VD characteristics of the same transistor at various 
gate overdrives (VGS - VT), from 0 V to 2.5 V. These figures are taken from Ref. [232]. 
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74 µS/µm at drain voltage (VD) of 1.1 V, respectively were obtained [Fig. 2.11 (a)]. 
The threshold voltage (VT) of the device was 0.1 V. The ION and peak GM were low, 
due to the large LG and equivalent SiO2 thickness of the gate dielectric (~3.5 nm). The 
device exhibited an ON-state current to OFF-state current (ION/IOFF) ratio of ~10
3. The 
drain current (ID) versus VD of the transistor at various gate overdrives (VGS - VT) from 
0 to 2.5 V, in steps of 0.5 V, are plotted in Fig. 2.11 (b). The device showed good 
saturation and pinch-off characteristics. Furthermore, an RSD of 8.9 kΩ·µm was 
extracted, which is high compared to the International Technology Roadmap for 
Semiconductors (ITRS) requirements, and entails further improvement. 
2.5.2 Other Self-Aligned Contact Schemes  
Self-aligned contacts based on Pd-InGaAs [233] and Co-InGaAs [234] have 
also been explored for potential use in InGaAs N-MOSFETs. 20 nm thick Pd-InGaAs 
film formed at 250 ºC had an RS of 77.3 Ω/square [Fig. 2.12 (a)], which was higher 
than that of Ni-InGaAs of comparable thickness, i.e. Pd-InGaAs has a higher bulk 
resistivity than Ni-InGaAs. Pd-InGaAs on n-type In0.53Ga0.47As with ND of                         
2 × 1018 cm-3 has a ρC of ~8.35 × 10-5 Ω·cm2 , which is one order of magnitude higher 
than that of Ni-InGaAs. Similarly, cobalt (Co) reacts with In0.53Ga0.47As, at 
temperatures as low as 350 ºC, to form Co-InGaAs. RS of the ~60 nm Co-InGaAs film, 
formed at 350 ºC, was ~14 Ω/square [Fig. 2.12 (b)]. Co-InGaAs forms Ohmic contacts 
on n-type In0.53Ga0.47As with ND of 5 × 10
19 cm-3. An RC and ρC of ~1.12 kΩ·µm and 
~6.25 × 10-4 Ω·cm2, respectively were extracted from TLM measurements. ρC of         
Co-InGaAs is higher than that of Ni-InGaAs. In0.53Ga0.47As N-MOSFET with               
Co-InGaAs as metallic S/D material was demonstrated using a fabrication process flow 




Fig. 2.12. (a) RS versus Tanneal for Pd-InGaAs formed from the reaction between 
palladium (Pd) and InGaAs. Anneal time is fixed at 60 s. The RS values for Ni-InGaAs 
are plotted for reference. The dashed lines indicate the RS of as-deposited Ni and Pd. 
(b) RS versus Tanneal for Co-InGaAs formed from the reaction between Co and InGaAs. 
Anneal time is fixed at 60 s. Co-InGaAs was formed at 350 ºC. The dashed line 
indicates the RS of as-deposited Co. (a) is taken from Ref. [233] and (b) is taken from 
Ref. [234]. 
Table 2.1 summarizes the properties of various contact schemes on 
In0.53Ga0.47As. The lowest ρC achieved for Ni-InGaAs on n++-In0.53Ga0.47As                    
(ND of 5 × 10
19 cm-3) was ~1 × 10-6 Ω·cm2 [155]. This ρC is still two orders of magnitude 
higher than that required by ITRS (i.e. 1 × 10-8 Ω·cm2) [239]. The high ρC observed is 
attributed to the high ϕB,N of ~0.24 eV [156]. ρC can be further reduced by increasing 
the In composition in InxGa1-xAs to minimize the SBH at the metal/semiconductor 
interface. Moreover, ϕB,N approaches zero at In composition of 0.7 [235]. Hence, 
increasing the In composition (x) to 0.7 or even further to that of InAs (x = 1) is 
beneficial in achieving low ρC. The reaction of Ni with InAs to form Ni-InAs has been 
explored [237], [242]. The RS of ~10 nm thick Ni-InAs film was 110 Ω/square [241]. 
Due to the lower ϕB,N, a lower ρC of ~1.7 × 10-7 Ω·cm2 was obtained for Ni-InAs on 
n++-InAs (ND of 1 × 10
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1.46 × 10-6            
(ND = 1 × 10
19 cm-3) 
[156] 
6.25 × 10-4            
(ND = 5 × 10
19 cm-3) 
[234] 
8.35 × 10-5            
(ND = 2 × 10
18 cm-
3) [233] 
5.4 × 10-4              
(ND = 2 × 10
18 cm-3) 
[226] 
1 × 10-6                




SBH     
(eV) 
0.239 ± 0.01                                                  
[156] 
0.12                         
[238] 
‒ 0.12                         
[235] 
-0.1 ± 0.1                        
[227] 
In addition, preliminary studies by one of our collaborators revealed that the ρC can also 
be reduced by inserting a capping layer, such as InP, between Ni and InGaAs before 
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the reaction step. The reduction in ρC was attributed to the prevention of Ga                   
out-diffusion from the Ni-InGaAs/InGaAs interface. Using this approach, ρC of            
Ni-InGaAs on n++-In0.53Ga0.47As with ND of 3 × 10
19 cm-3 was reduced to                              
4 × 10-8 Ω·cm2, which is closer to the ITRS requirements. The ρC can be further reduced 
to 1 × 10-8 Ω·cm2 by increasing the ND of the S/D regions [Equation (2.6)]. 
Co-InGaAs and Pd-InGaAs based contact technologies need to be explored and 
developed further to match Ni-InGaAs in terms of its electrical properties (such as RS 
and ρC). The results from the literature review suggest that Ni-InGaAs is the most 
mature and viable contact material choice for InGaAs N-MOSFETs. This thesis, thus, 
focuses on developing techniques to improve and optimize Ni-InGaAs contact 
metallization technology for potential application in InGaAs N-MOSFETs. 
2.6 Summary 
In this Chapter, the current status of research on self-aligned contact 
technologies for InGaAs N-MOSFETs was reviewed. The basic concepts and 
components of S/D series resistance in an InGaAs N-MOSFET were introduced in 
Sections 2.2 and 2.3, and a brief history on the contact technologies used for III-V 
materials is documented in Section 2.4. A literature review on self-aligned contact 
technologies for InGaAs transistors was presented in Section 2.5 with a detailed focus 
on Ni-InGaAs based contacts, which include the details of the Ni-InGaAs formation 
process, its crystal structure, other material properties (such as RS and ρ), band 
alignment with InGaAs and the integration of Ni-InGaAs in InGaAs MOSFETs. A 
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As mentioned in Chapter 2, a self-aligned contact scheme can be used to reduce the 
source/drain (S/D) resistances (RSD) in an InGaAs n-channel Metal-Oxide Semiconductor 
Field-Effect Transistor (N-MOSFET). The most important qualities that determine the 
appropriate metal to be used in the self-aligned metallization process are: (1) low bulk 
resistivity (ρ), and (2) low contact resistivity (ρC) to the highly n-type doped (n++) InGaAs S/D 
regions. Several self-aligned contact schemes using metallic alloys such as Ni-InGaAs [155], 
[156], [226], [227], [235], [236], Co-InGaAs [234] and Pd-InGaAs [233] have been explored. 
Both the lowest ρ of 77.5 µΩ·cm [156] and the lowest ρC of ~1 × 10-6 Ω·cm2 [155] on                 
n++-In0.53Ga0.47As [with a doping concentration (ND) of 5 × 1019 cm-3] were achieved using Ni-
InGaAs alloy. This makes Ni-InGaAs the most promising option for the contact metal in 
InGaAs N-MOSFETs. 
The fabrication process of an InGaAs N-MOSFET with metallic self-aligned S/D was 
illustrated in Chapter 2. It requires a blanket nickel (Ni) deposition over a gate stack, an 
annealing step to initiate the reaction between Ni and InGaAs, and a selective etching process 
that removes the excess Ni after the formation of Ni-InGaAs (as shown in Fig. 3.1). However, 
the selective etch process of Ni over Ni-InGaAs has not been explored in depth. In this Chapter, 
the etch rates of Ni-InGaAs metallic film and Ni in hydrochloric acid (HCl), nitric acid (HNO3), 
hydrofluoric acid (HF) and Sulfuric Peroxide Mixture (SPM) etch chemistries were determined 
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systematically using sheet resistance (RS) method, step height measurements, and cross-
sectional Transmission Electron Microscopy (TEM) characterization. The etch selectivity of 
Ni over    Ni-InGaAs in various etchants were determined. The results of this work is paramount 
for realizing Ni-InGaAs self-aligned S/D in InGaAs N-MOSFETs.  
Nickel platinum (NiPt) silicide  (NiPtSi) and NiPt germanide (NiPtGe) have been 
identified as potential candidates for self-aligned S/D contacts in silicon (Si) and germanium 
(Ge) MOSFETs, respectively, at future technology nodes [243]-[247]. InGaAs N-MOSFETs 
are expected to replace Si N-MOSFETs at sub-10 nm technology nodes, when they would 
potentially be integrated alongside other Si and Ge devices on a common platform. Therefore, 
using a common NiPt based contact scheme for the Si, Ge and InGaAs devices would be 
advantageous in reducing the number of steps in the fabrication process steps. This in turn 
increases throughput and reduce the cost of production. Therefore, the material properties of 
nickel platinum indium gallium arsenide (NiPt-InGaAs) was studied by our research group 
[248]. In this study, NiPt with ~15 atomic percentage platinum (Pt) composition was used to 
form NiPt-InGaAs. The NiPt film was deposited by co-sputtering Ni and Pt. With the 
incorporation of Pt, an improvement in the thermal stability of Ni-InGaAs was observed. The 
RS of NiPt-InGaAs was higher than that of Ni-InGaAs for annealing temperatures of up to  
 
Fig. 3.1. An illustration of the process flow used to form self-aligned metallic S/D in 
an InGaAs N-MOSFET which involves (a) a blanket deposition of Ni over the sample, 
(b) an annealing step to react Ni and InGaAs to form Ni-InGaAs, and (c) a selective 
etch to remove the unreacted Ni.  
InGaAsInGaAs
Ni












400 °C.  However, as the formation temperature was increased, the RS values of NiPt-InGaAs 
decreased to below that of Ni-InGaAs, due to the enhanced thermal stability. The ρC of         
NiPt-InGaAs on n++-In0.53Ga0.47As with ND of ~2 × 1019 cm-3 was ~4 × 10-5 Ω·cm2. The ρC 
extracted was comparable to that of Ni-InGaAs on n++-In0.53Ga0.47As with the same ND. In 
addition, the ρC of NiPt-InGaAs was consistent at formation temperatures up to 500 °C, whereas 
the ρC of Ni-InGaAs increased due to thermal degradation. These results indicated that         
NiPt-InGaAs was also a suitable metal to form self-aligned S/D contacts in InGaAs MOSFETs. 
Hence, it was important to develop an etch process that selectively etches NiPt over               
NiPt-InGaAs. The etch selectivity of NiPt over NiPt-InGaAs was extracted using the RS method. 
The details are presented in Section 3.3.2. 
 
Fig. 3.2. Schematic of the samples used for determining the etch rates of Ni-InGaAs 
and Ni; (a) Unpatterned or blanket sample comprising of Ni-InGaAs formed on 
In0.53Ga0.47As/InP substrate, (b) blanket sample comprising of Ni deposited on silicon 














(a) Ni-InGaAs Etch Rate obtained by Sheet Resistance Method 
(b) Ni Etch Rate obtained by Sheet Resistance Method 






3.2 Experimental Procedures 
3.2.1 Method of Determining the Etch Rate and Selectivity 
The samples used for determining the etch rates of Ni and Ni-InGaAs are shown in   
Fig. 3.2. Blanket (unpatterned) Ni-InGaAs/ In0.53Ga0.47As /InP samples as shown in Fig. 3.2 (a) 
were used for obtaining the etch rate of Ni-InGaAs. The etch rate of Ni-InGaAs can be deduced 
from RS measurements and from cross-sectional TEM images obtained from samples that were 
etched for different times in an etchant. Ni-InGaAs was formed by annealing Ni on 
In0.53Ga0.47As/InP substrate at 250 °C for 5 minutes.  
Fig. 3.2 (b) and 3.2 (c) show blanket and patterned Ni films formed on 100 nm thick 
SiO2/Si substrates. The Ni films were annealed at 250 °C for 5 minutes. This was done to 
simulate the conditions in a MOSFET fabrication process, where the excess Ni will also go 
through the annealing process. The etch rate of Ni in various etchants can be obtained by 
monitoring the film thickness by RS method (for blanket sample) or by step height measurement 
using surface profiler (for patterned sample) during etch. 
The RS values of blanket Ni-InGaAs/In0.53Ga0.47As/InP can be obtained by four-point 
probe measurements. The RS of a conductive film is given by 






                                                                   (3.1) 
where ρ is the resistivity of the film, and tf is the thickness of the film. During the etch process, 
tf decreases and RS increases over time t. The etch rate r of the conductive film is given by 










  .                                                    (3.2) 
Thus, the etch rates of Ni-InGaAs [Fig. 3.2 (a)] and Ni [Fig. 3.2 (b)], rNi-InGaAs and rNi, 
respectively, can be obtained for a given etchant. The selectivity of the etching process can 
then be calculated as the ratio of the etch rates of Ni and Ni-InGaAs, i.e. 
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  .                                      (3.3)  
3.2.2 Selection of Chemicals and Conditions 
Chemicals that are known etchants of Ni were chosen for this experiment. 
Etching of Ni has been well documented. Many etch chemistries etch Ni at a rapid rate, 
such as HCl, HNO3, Aqua-Regia [HCl:HNO3:H2O (3:1:2)], SPM [H2SO4:H2O2 (4:1)], 
HCl:H2O2 (4:1), HCl:HNO3 (5:1), and HF:HNO3 (1:1) [249]-[255]. The rate at which 
these etchants etch Ni-InGaAs would be determined. An etchant that etches Ni quickly 
but etches Ni-InGaAs slowly will be one with high etch selectivity.  
The blanket Ni-InGaAs/In0.53Ga0.47As/InP and Ni/SiO2/Si samples were etched 
in the various etchants and the RS method was used to obtain the etch rates. The etch 
rate of Ni in most of these chemistries was very high (more than 1000 nm/minute). 
Also, in the case of HCl:HNO3 (5:1), Aqua-Regia, HCl:H2O2 (4:1), and HF:HNO3 (1:1) 
etch chemistries, it was observed that a few tens of nanometer of Ni-InGaAs was etched 
away in seconds. The SPM solution not only removed the Ni- InGaAs quickly but also 
etched away the underlying InGaAs layer in approximately one minute. These results 
are summarized in Table 3.1. These etch chemistries were eliminated in future rounds 
of experiments as the selectivities could not be easily determined. 
Since HF etching is commonly used in the process flow of fabricating InGaAs 
N-MOSFETs, HF:H2O (1:100) solution was also added to the list of etchants, to 
determine the effects of an HF dip on Ni-InGaAs thickness. HCl and HNO3 were the 
focus of the rest of the etching experiments here. The equations for the chemical 




Table 3.1.  Etch rates of Ni and Ni-InGaAs in various etch chemistries. 




70 % HNO3 >50 > 150 Ni-InGaAs etched extremely 
fast. 
HCl:HNO3:H2O (3:1:2) > 120 Very 
high* 
Ni-InGaAs etched away 
extremely fast. 
H2SO4:H2O2 (4:1) > 120 Very 
high* 
The 1 µm InGaAs under the 
Ni-InGaAs etched away 
within 1 minute. 
HCl:H2O2 (4:1) > 100 Very 
high* 
Ni-InGaAs etched away 
extremely fast. 
HCl:HNO3 (5:1) > 100 Very 
high* 
 
Not good for Ni-InGaAs. The 
surface was damaged. 




Removes Ni-InGaAs within a 
few seconds. 
     
* The film was etched away within a few seconds. The etch rate was >1000 nm/min. 
 
Table 3.2.  Chemical reactions between Ni and HCl or HNO3 [251]. 
Acid Solution Chemical reaction scheme 
Hydrochloric 
acid (HCl) 
           All Ni0 + 2HCl → Ni2+ + 2Cl2- + H2(g) 
Nitric acid 
(HNO3) 
Diluted 3Ni0 + 8HNO3 → 3Ni2+ + 6NO3-+ 2NO(g) + 4H2O 
Nitric acid 
(HNO3) 
Concentrated No reaction 
   
 
Dilute HNO3 solutions were prepared by mixing concentrated HNO3                           
(70 % HNO3) solution with H2O in the ratios 1:10 and 1:20 [HNO3 (1:10) and HNO3 
(1:20), respectively]. The etching was then performed at room temperature (25°C). 
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Dilute HCl solution was prepared by mixing concentrated HCl (36 % HCl) solution 
with H2O in the ratio of 1:10 [HCl (1:10)]. Etching using HCl-based chemistry was 
carried out at four different temperatures, 25 °C, 50 °C, 70 °C and 90 °C. 
A separate sample was used for each etch chemistry. The samples were etched 
right after the Ni-InGaAs formation to prevent surface oxidation which can affect the 
etch rate. The sample was dipped in the etchant using a sample holder for 30 seconds. 
Etching was quenched with deionized water (DIW). The RS of the sample was then 
measured using a four-point probe. This process was repeated using the same sample 
for 6 times. 
3.3 Results and Discussion 
3.3.1 Selective Etch of Ni over Ni-InGaAs 
The plots of RS
-1 versus time (t) for different etch chemistries as measured by 
the four-point probe on the Ni-InGaAs/In0.53Ga0.47As/InP and Ni/SiO2/Si samples are 
shown in Fig. 3.3. Since the p-type InGaAs has a RS that is much higher than                  
Ni-InGaAs, the current was assumed to flow completely through this layer. The 
negative slopes in the plots indicate that the RS of the conductive films increase with 
etch time. The RS of a conductive film is inversely proportional to the thickness of the 
film, assuming that the resistivity of the film is a constant. Fig. 3.3 indicates that the 
thicknesses of the films reduce linearly over time. 
A cross-sectional TEM image of the Ni-InGaAs/InGaAs/InP sample after the 
formation of Ni-InGaAs is shown in Fig. 3.4. It was used for determining the bulk 





-1 versus time (t) plot for various etch chemistries: (a) HF:H2O (1:100), (b) 
HNO3:H2O (1:10), (c) HNO3:H2O (1:20), (d) HCl (concentrated), (e) HCl:H2O (1:10) 
25 °C, (f) HCl:H2O (1:10) 50 °C, (g) HCl:H2O (1:10) 70 °C, (h) HCl:H2O (1:10) 90 °C. 
The RS increases with time indicating a decrease in the metal thickness.   















































































































































(a) HF (1:100) 25 ºC (b) HNO3 (1:10) 25 ºC
(c) HNO3 (1:20) 25 ºC (d) HCl (concentrated) 25 ºC
(e) HCl (1:10) 25 ºC (f) HCl (1:10) 50 ºC




Fig. 3.4. Cross-sectional TEM image of the Ni-InGaAs formed on the 
In0.53Ga0.47As/InP substrate. From the image, the thickness of the Ni-InGaAs film was 
estimated to be 86 nm. All the TEM in this Chapter was done by a colleague, Dr. Qian 
Zhou. 
was measured to be approximately 86 nm. The step height of the patterned Ni/SiO2/Si 
sample (tf,Ni) was measured using a surface profiler, and the thickness was found to be 
approximately 45 nm. Using Equation (3.1), the resistivity of bulk Ni (ρNi) and               
Ni-InGaAs (ρNi-InGaAs) was calculated to be 15.9 µΩ-cm and 137.7 µΩ-cm, respectively. 
Therefore, knowing the ρNi and ρNi-InGaAs values and using the RS-1- t data, the thicknesses 
of the Ni and Ni-InGaAs films versus time during the chemical etch can be determined, 
as shown in Fig. 3.5. 
The etch rates (in nm/minute) of the conductive films, in different etch 
chemistries were calculated using Equation (3.2). The etch rates for Ni in the various 
etchants are shown in Fig. 3.6. It was observed that HNO3 (1:20), HNO3 (1:10), and 
concentrated HCl etched the Ni film at a rapid rate of approximately 36, 44, and              
61 nm/minute, respectively. HCl (1:10) etched Ni at a slower rate of about 19 




Fig. 3.5. Thickness of the metal film (tf) versus time (t) plot for various etch 
chemistries: (a) HF:H2O (1:100), (b) HNO3:H2O (1:10), (c) HNO3:H2O (1:20), (d) HCl 
(concentrated), (e) HCl:H2O (1:10) 25 °C, (f) HCl:H2O (1:10) 50 °C, (g) HCl:H2O 
(1:10) 70 °C, (h) HCl:H2O (1:10) 90 °C. The thickness can be observed to decrease 
with time. 








































































































































(a) HF (1:100) 25 ºC (b) HNO3 (1:10) 25 ºC
(c) HNO3 (1:20) 25 ºC (d) HCl (concentrated) 25 ºC
(e) HCl (1:10) 25 ºC (f) HCl (1:10) 50 ºC




Fig. 3.6. The etch rate of Ni in the various etch chemistries which are obtained from 
the RS method and from surface profiler measurements. HNO3:H2O (1:10), HNO3:H2O 
(1:20), HCl (concentrated) etch Ni faster compared to HCl:H2O (1:10) chemistries. The 
etch rate of Ni in HCl:H2O (1:10) increases with higher temperatures. The etch rate 
from the surface profiler method was slightly higher than those from the RS method. 
This suggests that the etch rates could have a pattern dependence. 
 
Fig. 3.7. Surface profiler measurements showing the step height of the patterned Ni 
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(a) HNO3 (1:10) 25 ºC (b) HNO3 (1:20) 25 ºC
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was increased, and it was about 43 nm/minute at 90 °C. This indicates that for a 
particular etchant, the etch rate of Ni is a function of temperature.  
Step height measurements were carried out using surface profiler on the 
patterned Ni samples after etching in the HNO3 (1:10) and HNO3 (1:20) solutions. The 
average value of the step heights measured on the sample was calculated. This was 
used to plot the thickness versus time, as shown in Fig. 3.7. The differences in etch 
rates obtained from the RS method and the surface profiler can be related to the error 
from the surface profiler measurement due to its low resolution. The etch rates obtained 
are shown in Fig. 3.6. The error bar for the etch rates obtained by surface profiler 
measurements was large because the etch rates of the patterns at the edges are higher 
than those at the center of the sample. 
The etch rates of Ni-InGaAs in the different etchants are plotted in Fig. 3.8. It 
was observed that the concentrated HCl solution etched Ni-InGaAs at a rate of (4 to 6 
nm/minute) than the dilute HCl solutions. The etch rate of Ni-InGaAs in HCl (1:10) 
was low, around 8 nm/minute at room temperature, and increased with higher 
temperatures to about 20 nm/minute. This implies that the etch rate of Ni-InGaAs in an 
etch chemistry is a function of temperature. The etch rate of Ni-InGaAs in the HNO3 
solution depends on the ratio of HNO3 to H2O in the etch chemistry; HNO3 (1:10) has 
a slightly higher etch rate of about 10 nm/minute compared to HNO3 (1:20) which has 
an etch rate of approximately 7 to 10 nm/minute. It was also observed that Ni-InGaAs 
was etched in HF (1:100) with a etch rate of approximately 9 nm/minute. Different 
slopes can be obtained during the linear fitting of the data points (shown in Fig. 3.5) 





Fig. 3.8. The etch rate of Ni-InGaAs in the various etch chemistries which are 
obtained from the RS method and from TEM images. HCl (concentrated) etches           
Ni-InGaAs the slowest. HNO3:H2O (1:10) etches Ni-InGaAs faster compared to 
HNO3:H2O (1:20). The etch rate of Ni-InGaAs in HCl:H2O (1:10) at room temperature 
was low and it increased with higher temperatures. It was also observed that HF: H2O 
(1:100) etches Ni-InGaAs at a slow rate.  
 
Fig. 3.9. Cross-sectional TEM images of the Ni-InGaAs remaining on the 
In0.53Ga0.47As/InP substrate after a 3 minute etch (at 25 °C) in: (a) HCl (concentrated) 




























































Fig. 3.9 (a) shows the cross-sectional TEM image that was obtained from the 
blanket Ni-InGaAs sample after etching 3 minutes in concentrated HCl, while             
Fig. 3.9 (b) shows the TEM image of the sample after a 3 minute etch in HNO3 (1:20). 
The etch rates calculated from these TEM images are plotted in Fig. 3.8. The average 
value of thickness of the Ni-InGaAs layer, from different regions of the TEM was 
obtained. As the initial thickness of the layer (Fig. 3.4), the thickness after etching    
(Fig. 3.9) and duration of etching is known, the etch rate can be calculated. There was 
a difference in the etch rates obtained from the TEM images and the RS method. This 
can be due to the roughness of the Ni-InGaAs layer after etching over the blanket 
sample. The roughness can be attributed to the non-uniformity in the distribution of Ni 
in the Ni-InGaAs layer. The error bar for the etch rates obtained from the TEM images 
in Fig. 3.8, was due to the deviation of the actual thickness from the average thickness 
of the film. 
The etch selectivities obtained for various etchants are summarized in Table 
3.3. Concentrated HCl gave the highest selectivity of approximately 15.6. The 
disadvantage of using the concentrated HCl solution is that it also etches the InP 
substrate; this is not an issue for InGaAs MOSFETs integrated on a silicon substrate. 
HNO3 solutions give an etch selectivity of about 4.3 to 4.5. HCl (1:10) solutions give 
selectivities in the range of 3.2 to 2.2. At 25 °C, the etch rates of both Ni and Ni-InGaAs 
in HCl (1:10) are low. When the temperature was increased to 50 °C, both the etch rates 
increased but the selectivity was slightly reduced. As the temperature was increased 
beyond 50 °C, the etch rate of Ni increased faster than the etch rate of Ni-InGaAs. This 




Table 3.3.  Etch selectivity of Ni over Ni-InGaAs in different etchants. 
The results of this study facilitated in the selection of the etchant (concentrated 
HCl) that was used in the selective etch process during the fabrication of the InGaAs               
N-MOSFET, discussed in Chapter 4. 
3.3.2 Selective Etch of NiPt over NiPt-InGaAs 
(a) Sample preparation 
NiPt film with ~3 atomic percentage Pt composition was used for developing 
the selective etch process. The NiPt film was sputtered on the samples using a single 
composite target. The etch rates and selectivities were obtained using the RS 
measurement method. Blanket NiPt-InGaAs/In0.53Ga0.47As/InP and NiPt/Si samples 
were used to obtain the etch rates of NiPt-InGaAs and NiPt, respectively. This is 
presented in Fig. 3.10. NiPt was deposited on InGaAs/InP samples and annealed at 
temperatures varying from 250 to 500 °C (for 60 s) to form NiPt-InGaAs. Subsequently,  
Chemical Selectivity (rNi/rNi-InGaAs) 
DHF (1:100) 25°C 0.9 
HNO3 (1:10) 25°C 4.6 
HNO3 (1:20) 25°C 4.4 
36 % HCl 25°C 15.6 
HCl (1:10) 25°C 2.3 
HCl (1:10) 50°C 3.2 
HCl (1:10) 70°C 3.8 




Fig. 3.10. Schematic of the samples used for determining the etch rates of NiPt-InGaAs 
and NiPt; (a) Blanket sample comprising of Ni-InGaAs formed on In0.53Ga0.47As/InP 
substrate, and (b) blanket sample comprising of NiPt deposited on a Si substrate.  
 
Fig. 3.11. Surface roughness of Ni-InGaAs and NiPt-InGaAs formed at different 
annealing temperatures. The as-deposited NiPt and Ni films are represented using the 
dotted line. They have similar RMS roughness. The figure in the inset shows the AFM 
image taken from the surface of a NiPt-InGaAs sample formed at 500 °C                         





(a) NiPt-InGaAs Etch Rate obtained by Sheet Resistance Method 

















































Fig. 3.12. Cross-sectional TEM images of the samples used to determine the etch rates. 
(a) As-deposited NiPt on Si substrate, and (b) NiPt-InGaAs formed on 
In0.53Ga0.47As/InP substrate. 
the surface morphology of the NiPt films were characterized using Atomic Force 
Microscopy (AFM) measurements. Fig. 3.11 shows the comparison of surface 
roughness between Ni-InGaAs and NiPt-InGaAs films formed at different annealing 
temperatures. It can be seen that the surface roughness of Ni-InGaAs and NiPt-InGaAs 
are comparable at temperatures up to 450 °C. The surface of Ni-InGaAs degrades at 
500 °C, as indicated by the high surface root mean square (RMS) roughness of                   
~ 3.1 nm. This could be a result of indium (In) or arsenic (As) out-diffusion. The           
NiPt-InGaAs surface remains smooth at 500 °C. This implies that the Pt incorporation 
improves the thermal stability of the film. This is consistent with the results for the 
NiPt film with higher Pt composition [248]. 
The NiPt-InGaAs film formed at 250 °C was used for determining the etch rate 
and selectivity. The NiPt and NiPt-InGaAs films were found to be ~96 nm and ~42 nm 
thick, respectively as shown in the cross-sectional TEM images in Fig. 3.12. Using 
Equation (3.1), the resistivity of bulk NiPt (ρNiPt) and NiPt-InGaAs (ρNiPt-InGaAs) were 









(b) Selection of chemicals for NiPt 
As Pt is a noble metal, aggressive acids such as Aqua Regia [250] or SPM [250], 
[256] are typically used for its etching.  However, these solutions tend to etch InGaAs 
at very high rates, as mentioned in Section 3.2.2. Thus, these etchants are unsuitable 
for etching NiPt-InGaAs. Moreover, as the percentage of Pt (~3 %) in NiPt is still quite 
small, it follows that solutions based on HCl and HNO3 (i.e. acids that etch Ni) should 
also successfully etch NiPt films. Furthermore, HCl and HNO3 based chemistries have 
also been shown to selectively remove NiPt over NiPtSi [257]. Hence, the NiPt and 
NiPt-InGaAs samples were etched in HCl and HNO3 chemistries. The effect of an HF 
dip on NiPt-InGaAs was also investigated. The etching mechanism of Pt in acidic 
solutions is discussed in the next Subsection. 
(c) Mechanism of Pt etch in acidic media 
The etching of Pt is a two-step process: (1) oxidation of the Pt film to form 
various Pt oxides, and (2) dissolution of these oxides in the acidic solution. The oxides 
of Pt were studied by Sun et al. [258]. The postulated components of these oxides 
consisted of, α-Pt oxides (PtO, PtO2) and hydrated β-Pt oxides [Pt(OH)2, Pt(OH)4]. The 
chemical reactions for the formation of these oxides under a potentiostatic condition in 
H2O can be given as [256]: 
                          
  e44HPtOOH2Pt 22                                            (3.4) 
                           
  e22HPtOOHPt 2                                        (3.5) 
                       
  e22HPt(OH)OH2Pt 22                                  (3.6) 
                       
  e44HPt(OH)OH4Pt 42                                    (3.7) 
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Although PtO2 in Equation (3.4) is the most thermochemically stable phase, 
other oxides and hydroxides [Equations (3.5), (3.6) and (3.7] have also been detected 
on the surface of Pt in an aqueous solution [257]. These oxides can then be dissolved 
using acidic solutions.  
Dissolution of Pt oxides in sulfuric acid (H2SO4) has been studied [259]. In this 
study, the valence state of the dissolved Pt in H2SO4 solution was found to be 4
+. Hence, 
the dissolved Pt oxide species was anticipated to be Pt(OH)3
+. In addition, the solubility 
of Pt was found to be proportional to [H+] in the solution. The following reactions were 
suggested for the dissolution of Pt oxides and hydroxides in a H2SO4 based etchant      
(in an O2 environment) [259]: 
                                            
  322 Pt(OH)HOHPtO ,                                   (3.8)  
                                                  ]H[][Pt(OH) d13
  k                                       
                                   
  322 Pt(OH)HO)2/1(OHPtO ,                               (3.9)  
                                              
1/2
Od23 2
]H[][Pt(OH) pk  

                                          
                                     
  322 Pt(OH)HO)2/1(Pt(OH) ,                              (3.10)  
                                              
1/2
Od33 2
]H[][Pt(OH) pk  

      
where kd1, kd2, and kd3 are the equilibrium rate constants and pO2 is the partial pressure 
of O2 in the solution. Furthermore, it was found that the solubility of Pt was enhanced 
when HCl was added to the H2SO4 solution and that the solubility of Pt was 
proportional to the [Cl-] in the solution. This was explained as follows: Cl- is a well-
known ligand of Pt in stable platinum-chloro-complexes (for example, chloroplatinic 
acid [(H3O)2PtCl6·xH2O]) [260]. Therefore, addition of HCl results in the additional 





-1 versus time (t) plots for various etch chemistries: (a) HCl (concentrated), 
(b) HCl:H2O (1:10), (c) HNO3:H2O (1:10), (d) HF:H2O (1:100).  
 
Fig. 3.14. Thickness of the metal film (tf) versus time (t) plots for various etch 
chemistries: (a) HCl (concentrated), (b) HCl:H2O (1:10), (c) HNO3:H2O (1:10),              
(d) HF:H2O (1:100).  













































































































































Equations (3.8)-(3.11). This in turn increases the solubility of Pt. These results 
suggested that the etch rate of NiPt will be higher compared to Ni in HCl based 
chemistries, as the solubility of Pt increases in the presence of Cl- ions. 
 (d) Results of the experiment  
Fig. 3.13 shows the RS
-1-t data for both films in the various etchants. Using ρ 
and RS, the tf vs t data was obtained (as shown in Fig. 3.14). The etch rates                          
(in nm/minute) of NiPt and NiPt-InGaAs were then calculated using Equation (3.2). 
This is illustrated in Fig. 3.15. The etch rates of NiPt and NiPt-InGaAs in the different 
etchants are shown in Fig. 3.15 (a) and 3.15 (b), respectively. The etch rates of Ni and 
Ni-InGaAs in the same etchants are shown for comparison. The etch rate of NiPt in 
concentrated HCl, HNO3 (1:10), HCl (1:10), and HF (1:100) were ~569, 44, 41, and   
7.5 nm/minute, respectively. The etch rate of NiPt films in HCl chemistries was higher 
compared to Ni films, whereas the etch rates in HNO3 and HF chemistries have not 
changed significantly. The higher etch rate of NiPt in HCl compared to Ni, can be 
attributed to the enhancement of Pt etching due to the presence of Cl- [as explained in 
Subsection (c)]. The etch rate of NiPt-InGaAs in the same etchants were ~11, 7, 5.6, 
and 6.5 nm/minute, respectively. The error bars were obtained the same way as 
explained in Section 3.3.1. The incorporation of Pt results in a lower etch rate for HCl 
and HNO3 chemistries. This in turn aids in achieving a good selective etching process 
that is required for FET fabrication. The corresponding selectivities calculated using 
Equation (3.3) (shown in Fig. 3.16) were ~52, 6.2, and 7.3 were obtained in 
concentrated HCl, HNO3 (1:10) and HCl (1:10) solutions, respectively. The higher etch 
selectivity for NiPt over NiPt-InGaAs compared to Ni over Ni-InGaAs provides a 




Fig. 3.15. Comparison of etch rates between (a) NiPt and Ni, and (b) NiPt-InGaAs and 
Ni-InGaAs using the various etch chemistries that were obtained from RS method.  
 
Fig. 3.16. Comparison of etch selectivities between NiPt over NiPt-InGaAs and            
Ni over Ni-InGaAs using various etch chemistries. The incorporation of Pt into             
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Self-aligned contacts are required in InGaAs MOSFETs to reduce RSD.               
Ni-InGaAs is a promising material for S/D contacts in InGaAs FETs, due its low ρ and 
ρC to n++-In0.53Ga0.47As. In order to realize InGaAs N-MOSFETs with Ni-InGaAs 
metallic S/D, a selective etching process (to remove Ni over Ni-InGaAs was developed 
to study the feasibility of using Ni-InGaAs contacts in the MOSFET fabrication process. 
Selective etching of Ni over Ni-InGaAs using various wet etch chemistries was 
reported in this Chapter. The RS method was used to obtain the etch rates and the 
selectivity. The results were further verified by TEM images and surface profiler 
measurements. HCl and HNO3 based chemistries provided the best results. The etch 
rate of Ni in HNO3 (1:20), HNO3 (1:10), and concentrated HCl was ~36, 44, and 61 
nm/minute, respectively; whereas the etch rates of Ni-InGaAs using the same wet etch 
chemistries were ~ 7, 10, and 4 nm/minute, respectively. Concentrated HCl was found 
to have the highest selectivity of approximately 15.6.  HNO3 (1:10) and HNO3 (1:20) 
solutions provide good selectivities of 4.3 and 4.5, respectively. These results indicates 
that HCl and HNO3 chemistries can be used for the selective etch process during 
contact formation in InGaAs N-MOSFET with self-aligned Ni-InGaAs source and 
drain. In addition, it was observed that the etch selectivity of Ni-InGaAs can be 
improved by the incorporation of Pt (forming NiPt-InGaAs). Higher selectivities of 
52.2, 6.4, and 7.5 were obtained in concentrated HCl, HNO3 (1:10) and HCl (1:10) 
solutions, respectively for NiPt over NiPt-InGaAs compare to Ni over Ni-InGaAs. The 
higher selectivities provides a larger process window during the selective etch process. 
The results from this feasibility study showed that both Ni-InGaAs and NiPt-InGaAs 




   
 
Embedded Metal Source/Drain for 
In0.53Ga0.47As N-Channel Ultra-Thin 




At future technology nodes, device architectures that help in reducing parasitic 
resistances and capacitances are required, in order to achieve a high ON-state current 
(ION) and faster switching speed in MOSFETs. At aggressively scaled gate lengths (LG), 
advanced device structures such as the Ultra-Thin Body Field-Effect Transistor     
(UTB-FET) are required for suppression of short channel effects (SCEs). One way of 
implementing InGaAs UTB-FET is to form an ultra-thin InGaAs-on-insulator using 
wafer bonding technique [261]-[269]. Another way is to epitaxially grow an ultra-thin 
InGaAs on a quasi-insulating material such as indium aluminium arsenide (InAlAs) 
which has a larger band gap compared to InGaAs. In both cases, high source/drain   
(S/D) resistance (RSD) results from the thin S/D design [Fig. 4.1 (a)], which can be 
resolved by using a Raised S/D (RSD) structure [Fig. 4.1 (b)]. However, implementing 
an RSD results in an increase in the gate-to-drain capacitance (CGD). In addition, highly 
n-type doped (n++) InGaAs layers have to be selectively re-grown in the S/D regions 
during the fabrication of MOSFETs with the RSD architecture. This selective re-
growth process is challenging and requires additional lithography steps, which in turn 
increases the process complexity. These additional processing steps reduce the 
throughput and increase the cost of production.  
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In this Chapter, an InGaAs UTB-FET with embedded Metal Source/Drain 
(eMSD) [Fig. 4.1 (c)] architecture is explored for the first time. This design can be 
potentially used in InGaAs N-MOSFETs to reduce RSD and CGD, using a simple 
fabrication process. The UTB-FET was realized with the help of the selective etching 
process that was explained in the previous Chapter. An InAlAs barrier layer below the 
ultra-thin InGaAs was used as a quasi-insulating material to suppress the sub-surface 
source-to-drain leakage current (ISS). InAlAs was selectively converted to a metallic 
material (Ni-InAlAs) in the S/D regions to achieve a thick eMSD, which helps to reduce 
RSD without increasing CGD. The impact of using an eMSD architecture in InGaAs  
 
Fig. 4.1. (a) UTB-FET with thin S/D suffers from a high RSD. (b) It can be resolved 
by using a UTB-FET with a Raised S/D structure (RSD). However, this increases the 
number of process steps during device fabrication and increases the CGD; thus, reducing 
the switching speed of the transistor. (c) Both problems can be resolved using the    
UTB-FET with embedded metal S/D (eMSD). (d) CGD-RSD of UTB-FETs. UTB-FET 






(d) CGD vs RSD of UTB-FETs
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UTB- FETs at future technology nodes is discussed in Section 4.3 of this Chapter. The 
parasitic resistance and capacitance components in the various architectures shown in 
Fig. 4.1, were obtained using Technology Computer Aided Design (TCAD) 
simulations. The advantages of using eMSD architecture are also highlighted. 
4.2 InGaAs UTB-FET with an eMSD Architecture 
4.2.1 Formation of Ni-InAlAs 
To realize the InGaAs UTB-FETs with an eMSD, it was important to confirm 
if Nickel (Ni) reacts with InAlAs to form Ni-InAlAs alloy. The procedure used to verify 
this result is illustrated in Fig. 4.2. The starting substrates consisted of 500 nm thick 
In0.53Ga0.47As with a p-type doping concentration (NA) of 5×10
16 cm-3 on an InP 
 
Fig. 4.2. Schematic illustrating the samples used for investigating the reaction of Ni 
with InAlAs. (a) ~30 nm thick Ni was deposited on unpatterned In0.53Ga0.47As/InP 
(control sample) and reacted to form Ni-InGaAs. (b) ~30 nm thick Ni was deposited 
on unpatterned In0.52Al0.48As/InP and reacted to form Ni-InAlAs. The formation 
temperature was varied from 200 °C to 400 °C (in steps of 50 °C). Sheet resistance (RS) 



























substrate [Fig. 4.2 (a)], and 500 nm thick In0.58Al0.42As with NA of   1×10
17 cm-3 on an 
InP substrate [Fig. 4.2 (b)]. The samples were first cleaned using diluted hydrofluoric 
acid (DHF). Subsequently, ~30 nm Ni was deposited on both the substrates. The Ni 
thickness was carefully chosen to ensure that neither the InGaAs nor the InAlAs layer 
was fully consumed during the reaction. The samples were annealed using a rapid 
thermal process to form Ni-InGaAs and Ni-InAlAs. The alloy formation temperature 
was varied from 200 °C to 400 °C (in steps of 50 °C). The sheet resistance (RS) of the 
metallic alloys were then extracted using four-point-probe measurements. The 
comparison of RS between Ni-InGaAs and Ni-InAlAs, formed using different 
annealing temperatures, are shown in Fig. 4.3. Similar to the case of Ni-InGaAs, the 
reaction between Ni and InAlAs occurs at annealing temperatures of 250 °C and above. 
It can be observed that the RS of Ni-InAlAs is comparable to that of Ni-InGaAs over 
the full range of annealing temperatures. 
 
Fig. 4.3. RS of Ni-InGaAs and Ni-InAlAs alloys formed using different annealing 
temperatures. RS of both the alloys are comparable. 



























4.2.2 Device Fabrication 
Fig. 4.4 summarizes the process flow used to fabricate InGaAs UTB-FETs with 
eMSD. The starting substrate consisted of epitaxially grown p-type InGaAs (10 nm) 
and InAlAs on a p-type bulk InP wafer. The NA of InGaAs and InAlAs are the same as 
mentioned in the previous Section. The InGaAs and InAlAs layers were lattice matched 
to the InP substrate. Pre-gate cleaning was performed using hydrochloric acid (HCl) 
and ammonium hydroxide (NH4OH) solutions for native oxide removal. The sample 
was then immersed in ammonium sulfide (NH4)2Sx solution for surface passivation, 
which was done to suppress the surface oxidation which occurs while transferring the 
sample to the atomic layer deposition (ALD) chamber for gate dielectric deposition. A 
~6 nm thick aluminum oxide (Al2O3) layer was deposited using the ALD, which was 
followed by a post-deposition anneal at 300 °C for 60 s. A ~100 nm thick tantalum 
nitride (TaN) layer was then sputtered and patterned using optical lithography. Dry 
etching in chlorine (Cl2) based plasma completed the metal gate formation. The sample 
was subsequently dipped in DHF (HF:H2O = 1:100) to remove Al2O3 on the S/D 
regions. Next, ~35 nm of Ni was deposited using e-beam evaporator. The sample was 
annealed at 250 °C for 90 s after the Ni deposition to form the Ni-InGaAs/Ni-InAlAs 
eMSD. The last step of the process involved the selective removal of Ni from the gate 
sidewalls (to isolate the gate from the S/D). The selective etch was carried out using 





Fig. 4.4. Process flow for the fabrication of an n-channel InGaAs UTB-FET with    
self-aligned eMSD. The S/D was formed by depositing ~35 nm of Ni, which was then 
annealed to form Ni-InGaAs/Ni-InAlAs eMSD.  
The layout and top-view Scanning Electron Microscopy (SEM) image of a 
UTB-FET with eMSD are shown in Fig. 4.5 (a) and (b), respectively. The UTB-FET 
has an LG = 2 µm and gate width (WG) of 50 µm. The cross-section along A-A' of the 
transistor [Fig. 4.5 (b)] was captured using Transmission Electron Microscopy (TEM) 
[Fig. 4.5 (c)]. A magnified view of the gate and S/D regions [highlighted in Fig. 4.5 (c)] 
is illustrated in Fig. 4.5 (d). The as-deposited Ni thickness was large enough to consume 
the entire InGaAs layer as well as part of the InAlAs layer to form ~65 nm of the          
Ni-InGaAs/Ni-InAlAs eMSD. A high-resolution TEM image of the 
TaN/Al2O3/InGaAs/InAlAs stack is shown in Fig. 4.5 (e). The thickness of the  
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Fig. 4.5. (a) Device layout, and (b) top-view SEM image of the fabricated UTB-FET. 
(c) The cross-sectional TEM image (along A-A') of the UTB-FET with self-aligned 
eMSD. (d) A magnified view of the gate and drain regions, and (e) an HR-TEM image 
of the TaN/Al2O3/InGaAs/InAlAs stack. The ultra-thin InGaAs channel layer was         
10 nm thick and the Ni-InGaAs/Ni-InAlAs eMSD layer was ~65 nm thick.  
ultra-thin InGaAs channel and Al2O3 gate dielectric were ~10 nm and ~6 nm, 
respectively. The TEM was done at the Institute of Materials Research and Engineering 
(IMRE) as a paid service. The fabricated devices were then electrically characterized. 









(d) Magnified view of region 
highlighted in (c)
(e) High-resolution image of the 
gate-stack region












4.2.3 Results and Discussion  
Drain current (ID), and gate leakage current (IG) are plotted versus gate voltage 
(VGS) for a UTB-FET with eMSD having LG = 2 µm and WG = 50 µm at applied drain 
voltage (VD) of 0.1 and 1.2 V [shown in Fig. 4.6 (a)]. A saturation threshold voltage 
(VT,Sat) of ~0.25 V was obtained using a constant current method with a fixed current 
level of 10 µA/µm. The device shows good transfer characteristics, low OFF-state 
current (IOFF), high ION/IOFF ratio of ~10
6, and subthreshold swing (S) of 125 mV/decade. 
The S can be further improved by scaling the equivalent oxide thickness (EOT) and by 
improving the interface quality between the gate dielectric and the channel. The        
gate-dielectric interface can be improved by reducing the interface trap density (Dit). It 
can be extracted using the following equation [165]: 


















 ,                                (4.1) 
where K is the Boltzmann constant, T is the temperature, and q is the elementary charge. 
COX and CInGaAs are the gate oxide capacitance and the InGaAs channel capacitance, 
respectively. COX was calculated by the parallel plate capacitance formula, using a 
relative permittivity (κ) of 7.9, and oxide thickness (TOX) of 6 nm. Similarly, CInGaAs 
was calculated using κ = 13.9, and InGaAs thickness TInGaAs = 10 nm. Using Equation 
(4.1), the Dit value was estimated to be ∼1.53 ×1012 states/eV-1 cm-2. Dit needs to be 
reduced further to improve the S. For instance, a lower Dit can be achieved by using a 




Fig. 4.6. (a) ID, IG versus VGS for bulk-InGaAs MOSFET (triangles) and UTB-FET 
(circles), and (b) GM,ext-VGS curves of a UTB-FET with eMSD. ION/IOFF ratio of ~10
6 
and a peak GM,ext of 118 µS/µm at VD =1.2 V were obtained. 
The device exhibits an ION of ~140 µA/µm at gate overdrive (VGS - VT) of 2 V. 
The low IOFF observed was due to presence of the InAlAs barrier layer that reduces ISS. 
Fig. 4.6 (b) shows the extrinsic transconductance (GM,ext) of the UTB-FET with 
eMSD. A peak GM,ext value of 118 µS/µm (at VD = 1.2 V) was measured. The peak 
intrinsic transconductance (GM,int) was then derived by taking out the effect of RSD 
using [271]: 










,                     (4.2) 
where 








,                                         (4.3) 





















































































Fig. 4.7. ID-VD plot for bulk-InGaAs MOSFET (triangles) and UTB-FET with eMSD 
(circles). Gate overdrive (VGS-VT) was varied from 0 to 2.5 V in steps of 0.5 V. 
where RSOURCE and RDRAIN are the resistances of source and drain, respectively. In a 
long channel device, the measured drain conductance GD (∂ID/∂VD) is negligible and 
hence GM,int equals to GM
0. The extracted value for peak GM,int was ~223 µS/µm at        
VD = 1.2 V. GM,int is free from RSD and is directly related to the carrier mobility in the 
InGaAs channel. Fig. 4.7 shows the ID-VD characteristics of the UTB-FET with eMSD 
at various gate overdrives from 0 to 3 V in steps of 0.5 V. The device demonstrates 
good saturation and pinch-off characteristics.  
In Fig 4.8 (c), current-voltage (I-V) characteristics of the source-to-drain      
back-to-back diode measured from the UTB-FET with eMSD [Fig. 4.8 (b)] is compared 
with that from a bulk InGaAs N-MOSFET with Ni-InGaAs S/D (fabricated in a 
different experiment) [Fig. 4.8 (a)]. The current I (A/µm) was normalized by WG for 
both the devices. The reverse leakage current of the diode with the InAlAs barrier       
(i.e. the eMSD structure) was ~3 orders of magnitude lower than that without the 
InAlAs barrier layer. This indicates that the Schottky contact at the Ni-InAlAs/InAlAs  
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Fig. 4.8. Schematics of back-to-back diodes formed on (a) bulk-InGaAs/InP, and        
(b) on ultra-thin InGaAs/InAlAs eMSD layer. (c) I-V curves show a ~103 reduction in 
reverse current due to the presence of the InAlAs barrier layer [Energy band gap (EG) 
= 1.48 eV]. 
interface results in significantly reduced reverse leakage current as compared to that at 
the Ni-InGaAs/InGaAs interface. This can be attributed to the higher hole Schottky 
barrier height (ϕB,P) at the Ni-InAlAs/p-InAlAs interface compared to the                        
Ni-InGaAs/p-InGaAs interface. 
TCAD simulations (using Sentaurus) were used to obtain the hole Schottky 
barrier height of Ni-InAlAs on p-In0.52Al0.48As (ϕB,P,InAlAs). Fig. 4.9 (a) and (b) show 
the schematics of the back-to-back diodes simulated on bulk InGaAs/InP and            
UTB-InGaAs/InAlAs/InP structures, respectively. The dimensions and parameters 
(such as NA) of the structures simulated were chosen to match that of the actual 
fabricated devices. In these simulations, a thermionic I-V model was used for the   
metal-semiconductor junction, and is given by the following equations [165]: 











eI= I ,                                            (4.4) 
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,                                             (4.5) 
where IS is the saturation current, AD is the area of the diode, A
* is the Richardson’s 
constant, ϕB is the effective barrier height, and η is the ideality factor. The tunneling 
current component was neglected in both the structures due to the low NA of the              
p-InGaAs and p-InAlAs layers [165]. Furthermore, the metal-semiconductor junction 
is assumed to be defect free. For the back-to-back diodes on the bulk-InGaAs/InP 
structure, 0.5 eV hole Schottky barrier height for Ni-InGaAs on InGaAs (ϕB,P,InGaAs) 
was calculated from the energy band gap of In0.53Ga0.47As (0.74 eV) [272] and the 
electron Schottky barrier height ϕB,N (0.24 eV) [231] for Ni-InGaAs on InGaAs. I-V 
characteristics obtained from the simulations [red circles in Fig. 4.9 (c)] was consistent 
with the experimental results. The corresponding energy band diagram (at equilibrium) 
at the Ni-InGaAs/InGaAs interface (across B-B') is shown in Fig. 4.9 (d).  
The structure shown in Fig. 4.9 (b) was used to extract ϕB,P,InAlAs. There are two 
different Schottky barriers in this structure: (i) ϕB,P,InGaAs between Ni-InGaAs and the 
10 nm In0.53Ga0.47As layer on top of the sample, and (ii) ϕB,P,InAlAs between Ni-InAlAs 
and the In0.52Al0.48As barrier layer. The simulations were performed with ϕB,P,InGaAs 
fixed at 0.5 eV [based on Fig. 4.9 (c)] and ϕB,P,InAlAs was varied to match the I-V curves 
with the experimental results depicted in Fig. 4.8 (c). I-V curves from the simulation 
matched the experimental results at ϕB,P,InAlAs = 0.65 eV [Fig. 4.9 (e)]. The ϕB,P for 
various metals on p-In0.52Al0.48As is typically in the range of 0.6 to 0.8 eV [273]-[277]. 
The ϕB,P,InAlAs extracted using the simulation was consistent with these results. The 
corresponding energy band diagram (at equilibrium) for ϕB,P,InAlAs = 0.65 eV at the       





Fig. 4.9. Schematic of back-to-back diodes structures on (a) bulk-InGaAs/InP, and    
(b) on ultra-thin InGaAs with an InAlAs barrier layer on InP, used for the TCAD 
simulation. (c) The simulated I-V curves for the bulk-InGaAs/InP structure and (d) the 
corresponding energy band diagram across B-B' (no voltage bias applied). I-V curves 
shows good agreement with the experimental results for ϕB,P,InGaAs = 0.5 eV. (e) The 
simulated I-V curves for the ultra-thin InGaAs/InAlAs/InP structure, and (f) the 
corresponding energy band diagram across C-C' (no voltage bias applied). A ϕB,P,InAlAs 
of 0.65 eV was extracted by matching the simulation results with the experimental 
results shown in Fig. 4.8 (c). 
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Fig. 4.10. RS-tMETAL of UTB-FET with eMSD and Ni-InGaAs. The RS of the 65 nm 
thick eMSD was 20 Ω/square. 
RS of the ~65 nm thick eMSD was ~20 Ω/square (as shown in Fig. 4.10). The 
RS of Ni-InGaAs, as a function of its thickness, is plotted as a solid curve. This curve 
was plotted by fitting data points (shown in the blue squares) obtained from other 
experiments. In a UTB-FET with thin S/D consisting of Ni-InGaAs, the RS of the         
Ni-InGaAs S/D is as high as ~135 Ω/square for a body thickness of 10 nm. By adopting 
the eMSD structure with a thickness of ~65 nm, RS can be reduced by ~7 times for the 
same body thickness. 
Fig. 4.11 (a) shows the schematic of a cross-section of the device shown in     
Fig. 4.5 (b). The dimension of the source or drain region was 50 µm × 100 µm.              
Fig. 4.11 (b) plots the total resistance (RT) in the linear regime (VD = 0.1 V), as a 
function of VGS, for the same device in Fig. 4.6. The RSD value was derived from the 
RT at high VGS, due to a reduction in the channel resistance (RCH) (as the device is turned 
ON). The equation for the solid curve (black line) in Fig. 4.11 (b) is given by [165]:  
              1TGSOXEFFGGSDCHSDT

 VVCWLRR= RR  ,                 (4.6) 










































where µEFF is effective channel mobility. Equation (4.6) was used to fit the data points, 
represented by black circles, in Fig. 4.11 (b). During the data fitting, µEFF was assumed 
to be constant in the region of strong inversion, resulting in a slight overestimation of 
the extracted RSD. The fitted curve was extrapolated to a large VGS of 7 V, and the value 
of RSD was then extracted to be ~8 kΩ·µm [illustrated in Fig. 4.11 (b)].  
The main elements of RSD (Ω·µm) are (i) the resistance of the eMSD regions 
(ReMSD), and (ii) the contact resistance (RC) between the Ni-InGaAs contact and the 
InGaAs channel. RSD can be expressed by the following equation:  
                                        CMSDSD 2 RR= R e  .                                          (4.7) 
 Since the probes were landed in the center of the S/D regions, the S/D probe 
distance from the channel (PSP) was ~50 µm during the measurement. Based on the 
device S/D geometry shown in Fig. 4.11 (a), ReMSD can be calculated as: 
 
 
Fig. 4.11. (a) Schematic of the cross-section (A-A') of the device shown in Fig. 4.5 (b). 
The S/D probe spacing from the device channel (PSP) was ~50 µm. (b) Plot of the total 
resistance (RT = VD/ID) as a function of VGS in the linear regime (VD = 0.1 V) of the 
same device as in Fig. 4.6. The components of RSD are shown in the inset of (b). It 
consists of the eMSD resistance (ReMSD) and the contact resistance (RC) between           
Ni-InGaAs and the InGaAs channel. Their percentage contribution to RSD is ~25 % and 
~75 %, respectively. 

































































                                        MSDS,SPeMSD eR= PR  ,                                             (4.8) 
where RS,eMSD is the sheet resistance of the eMSD. RS,eMSD = 20 Ω/square for 65 nm 
thick eMSD regions. Based on Equations (4.7) and (4.8), the Ni-InGaAs/Ni-InAlAs 
eMSD contributes ~2 kΩ·µm to the total RSD. This value is ~25 % of the extracted RSD. 
The remaining ~75 % can be attributed to the RC between Ni-InGaAs and the inversion 
layer formed in the InGaAs channel [Equation (4.7)]. The high RC could be due to a 
relatively high ϕB,N (~0.24 eV) between Ni-InGaAs and inversion layer [231] in the 
In0.53Ga0.47As channel. Further optimization, to reduce ReMSD and RC, is necessary to 
minimize the RSD. Moreover, placing thick metal pads closer to the InGaAs channel 
can reduce PSP, which in turn reduces ReMSD [Equation (4.8)]. For example, a 10 times 
reduction in probe spacing correspondingly results in a 10 times reduction in the 
resistance contribution from the eMSD. Furthermore, RC between the Ni-InGaAs layer 
and the InGaAs channel can be decreased by reducing ϕB,N. This can be achieved by 
increasing the In composition in the channel [235] and/or by inserting a highly doped 
n-type InGaAs S/D extension region in between the two layers [155]. In order to 
achieve this, a doping technique that can attain abrupt, ultra-shallow junctions with 
high n-type doping concentrations (ND) was developed. The details of this doping 
technique are discussed in Chapter 5. 
Fig. 4.12 (a) shows a benchmarking plot of the S obtained from the UTB-FET 
with eMSD with results from bulk-InGaAs N-MOSFETs with Ni-InGaAs S/D [261], 
[278], UTB-FETs with thin metallic S/D [262], [263], [268], and multi-gate FETs with          
Ni-InGaAs S/D [155], [262] reported in the literature. The S reported here is lower than 
those of bulk-InGaAs FETs and comparable to those of UTB-FETs with thin S/D. The 
RSD of the UTB-FET with eMSD is lower than that of the UTB-FETs with thin metallic 




Fig. 4.12. Benchmarking (a) S of UTB-FET with eMSD, bulk-InGaAs N-MOSFETs 
with metal S/D, UTB-FETs with thin metallic S/D, and multi-gate FETs with metal 
S/D, and (b) RSD of InGaAs N-MOSFET with eMSD with reported RSD of bulk-InGaAs 
N-MOSFETs and UTB-FETs with thin metallic S/D.  
4.3 Evaluating eMSD Architecture for Future Technology 
Nodes: A Simulation Study 
The eMSD architecture was successfully demonstrated on long channel            
(LG = 2 µm) planar InGaAs UTB-FETs as described in the previous Section. For a fixed 
channel thickness of 10 nm, a lower RSD was obtained for the UTB-FET with eMSD 
compared to the UTB-FETs with the thin S/D. However, InGaAs MOSFETs are 
projected to be used in mass production in year 2018 [99], where the LG would be            
≤ 15 nm for logic applications. Therefore, it is important to analyse the effect of the 
eMSD design when it is incorporated in an ultra-short channel InGaAs MOSFET. This 
was done through TCAD simulations and is discussed in the following subsections. 
4.3.1 Structure and Parameters Used for Simulation 
The different structures used for the simulation are shown in Fig. 4.13:                  










































































































eMSD. The thickness of the S/D (d) was varied for UTB-FETs with both RSD and 
eMSD architectures. The effects of d on the parasitic capacitance and resistance 
components, and on the overall device performance were studied. 
The simulations were carried out using a TCAD simulator (Silvaco), in which 
the non-linear Poisson equation and the current continuity equation were                       
self-consistently solved for electrons. In0.53Ga0.47As n-MOSFETs with LG of 15 nm 
were simulated to ensure that they represent the actual devices, as projected by the  
 
Fig. 4.13. Schematics of the structures used for the 2D simulation: (a) UTB-FET with 


























ITRS for III-V high-performance logic technology [99]. The interface between the      
Ni-InGaAs contacts and the S/D extension regions was modeled as an Ohmic          
metal-semiconductor interface with specified contact resistivity (ρC) of 1×10-8 Ω·cm2. 
This ρC was chosen as it represents the requirements of ITRS for MOSFETs at             
sub-22 nm technology nodes [239]. The electrical resistivity of Ni-InGaAs and            
Ni-InAlAs were calculated based on the results from the RS and the metal thicknesses 
obtained from the previous Section of this Chapter. 
Mechanisms such as phonon, impurity, and carrier-carrier scattering, as well as 
screening of ionized impurities by charge carriers, are accounted for using the Philips 
Unified Mobility Model [283]. A field-dependent mobility model was used to account 
for the dependence of the carrier mobility on the electric field perpendicular to the gate 
oxide [284]. 
A high ND is required in the S/D extension regions to reduce RSD. The ND of the 
S/D extension (SDE) was fixed at 5×1019 cm-3, which is comparable to the highest ND 
achieved on in situ Si-doped In0.53Ga0.47As [192]. The maximum and minimum electron 
mobility (µmax and µmin) in the Philips Unified Mobility Model were set at                 
12000 cm2/V·s and 1000 cm2/V·s, respectively. Based on these mobility values, the 
concentration-dependent electron mobility in the S/D extension was ~1140 cm2/V·s. 
This result is consistent with experimentally obtained electron mobility values of 1266 
and 740 cm2/V·s at active ND of 3.6×10
19 and 6×1019 cm-3, respectively [153], [285]. 
The control device had a d of 5 nm, which was same as the thickness of the InGaAs 
channel. RSD and eMSD structures were simulated using d of 15, 25, and 35 nm. Table 




Table 4.1.  Summary of the parameters used in the 2D simulation. 
 
4.3.2 Effect of S/D Thickness on the Parasitic Capacitance (CGD) 
The various capacitance components in a MOSFET are shown in Fig. 4.14. The 
CGD, gate-to-source capacitance (CGS), and total gate capacitance (CGG) were obtained 
from the 2D simulations where 
                             
GS ,
DGGD / = VVVQC  ,                                                   (4.9) 
                               
GD ,
SGGS / = VVVQC  ,                                                  (4.10) 
                              
SD ,
GGGG / = VVVQC  ,                                                   (4.11) 
where QG is the gate charge. In a UTB-FET, CGG = CGD + CGS. Additionally, gate 
oxide capacitance (COX) is given by 
Gate Stack
Metal Gate: TaN
TaN thickness = 50 nm
TaN work function: 4.65 eV
Gate dielectric: HfO2
HfO2 dielectric constant = 22
HfO2 thickness = 3 nm
n++-InGaAs SDE
Length = 5 nm
Depth = 5 nm
Doping = 5×1019 cm-3
Spacer
Material = Si3N4
Length = 5 nm
Height = 50 nm
Dielectric constant  = 7.5
p++-InAlAs Barrier layer
Thickness = 30 nm
Doping = 3×1019 cm-3
p-type InGaAs Channel
Thickness = 5 nm
Undoped channel
Metal S/D
Material = Ni-InGaAs or
Ni-InAlAs
Contact resistivity = 1× 10-8 Ωcm2
Philips Unified Mobility Model
Max. mobility = 12000 cm2/Vs
Min. mobility = 1500 cm2/Vs
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,                                                (4.12) 
where ε0 is vacuum permittivity and κ is the relative permittivity of the gate oxide. 
As illustrated in Fig. 4.14, the N-MOSFET has a symmetric structure. It is well 
known that when MOSFETs operate in the linear regime, both source and drain regions 
are connected to the electron inversion layer, and CGG is symmetrically partitioned 
between the source and the drain, i.e. CGD ≈ CGS ≈ CGG/2. However, as the channel is 
pinched off in the saturation regime, CGS ≈ 2/3·CGG, and CGD ≈ 0. The parasitic 
capacitance components are given by [286]-[287]: 
                                   DIFDOFinvGD,GD  C  C = CC  ,                                             (4.13) 
                                  SIFSOFinvGS,GS  C  C = CC  ,                                               (4.14) 
where CGD,inv and CGS,inv are the inversion capacitances at the drain and source side, 
respectively. CDOF and CSOF are the outer fringing capacitances, and CDIF and CSIF are 
the internal fringing capacitances on the source and drain, respectively. 
 















The impact of d on the parasitic capacitances was evaluated by comparing the 
CGD extracted from the different structures. Fig. 4.15 shows the comparison of CGD 
versus VGS for the control, RSD, and eMSD architectures. RSD and eMSD structures 
have d of 35 nm. At VD = 0.05 V and low VGS (before inversion occurs), CGD (or CGS) 
comprises of parasitic capacitance components. As the channel forms at higher VGS, 
CGD increases due to increase in CGD,inv. At a fixed VGS (where inversion layer is 
formed), increase in VD pinches off the inversion layer at the drain side, in turn reducing 
CGD. It can be inferred from Fig. 4.15 that the parasitic capacitance is higher             
(~four times) for the device with the RSD compared to the control structure, which can 
be attributed to an increase in the capacitance between the TaN gate and the RSD 
(CDOF). The slight increase in CGD for the eMSD structure is due to an increase in CDIF.  
Fig. 4.16 shows CGD versus VGD (VGD = VGS - VD) for the different structures, 
where the effect of d on the parasitic capacitances is demonstrated. For the eMSD 
structure, the capacitance does not change significantly as d increases. Whereas, in  
 
Fig. 4.15. CGD as a function of VGS for different VD in InGaAs UTB-FETs with (a) thin 
S/D, (b) RSD, and (c) eMSD. The parasitic components can be observed at low VGS 
where inversion layer in the channel is yet to be formed. The RSD architecture results 
in a high parasitic capacitance due to an increase in CDOF. 
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Fig. 4.16. CGD as a function of VGD is compared for the different S/D architectures. CGD 
for devices with eMSD thicknesses are comparable to the control structure. CGD 
increases with d for the RSD architecture due to higher CDOF. 
the case of RSD design, a definite increase in the CGD was seen with an increase in d, 
which indicates that the effect of CDOF on CGD is more prominent than CDIF. Parasitic 
capacitance of ~0.16 fF/µm which meets the ITRS requirements of 0.18 fF/µm [99] 
can be obtained by using the eMSD design. 
4.3.3 Effect of S/D Thickness on the Parasitic Resistance (RSD) 
Fig. 4.17 shows the various resistance components in a conventional MOSFET. 
The total resistance RT is given by 
                               )(2 METALCS/DSDECHT  RR RR  = RR  ,                          (4.15) 










 = 0.05 VV
D
 = 0.63 V
d = 15 nm
d = 25 nm





















where RS/D and RSDE are the S/D and S/D extension resistances, RC is the contact 
resistance between the metal and the n++-S/D region, and RMETAL is the resistance of 
the metal contacts. 
Fig. 4.18 shows the comparison of the ID versus VGS (at VD of 0.05 and 0.63 V) 
of the control device, UTB-FETs with RSD, and UTB-FETs with eMSD architectures. 
RSD and eMSD structures have d of 35 nm. In the control sample: for LG of 15 nm,      
 
Fig. 4.17. Schematic showing the different resistance components in a UTB-FET. 
 
 
Fig. 4.18. ID as a function of VGS for different VD in InGaAs UTB-FETs with (a) thin 
S/D, (b) RSD, and (c) eMSD. In the control sample, for LG of 15 nm, ID of ~0.9 mA/µm 
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ID of ~0.9 mA/µm at VD of 0.63 V was obtained, which was consistent with the values 
reported by Eugene et al. [288] The device had an S of ~80 mV/decade and               
drain-induced-barrier-lowering (DIBL) of ~52 mV/V. A VT,Sat of ~0.19 V was obtained 
using a constant current method with a fixed current level of 10 µA/µm. It can be seen 
that the subthreshold and off-state characteristics of the device are not affected by the 
variation in d. However, an increase in DIBL can be seen in the UTB-FETs with RSD 
(~60 mV/V) and eMSD (~69 mV/V) architectures. ID (at VGS = VD = 0.63 V) as a 
function of d for the various structures is plotted in Fig. 4.19. The comparison was done 
at a fixed gate overdrive of 0.5 V, as the VT,Sat changes with d for the eMSD structure, 
due to an increase in CDIF. This leads to a DIBL effect, which reduces VT,Sat. A ~ 27 % 
increase in ID over the control structure can be obtained by employing the eMSD 
architecture. 
 
Fig. 4.19. ID is compared with varying d. The comparison is done at a VGS -VT of 0.5 V 
due to DIBL effect in the eMSD structure.  






































Fig. 4.20. Current density contours (VGS -VT = 0.5V, VD = 0.63 V) for (a) thin S/D,         
(b) RSD, and (c) eMSD architectures. A current crowding effect was observed in the 
RSD structure, resulting in a higher effective RC. This in turn lowers ID. Higher ID for 
the eMSD design is due to the lower RCH and RSD resulting from DIBL effect and 
spreading of the current at SDE/ Ni-InGaAs interface, respectively. 
Current density contours in the channel region at VGS -VT = 0.5 V, and                 
VD = 0.63 V are presented in Fig. 4.20. The higher ID observed in eMSD is due to:         
(1) a decrease in RCH because of the DIBL effect, and (2) an increase in the effective 
contact area (Aeff), which in turn reduces the effective contact resistance (RC,eff) due to 
the current spreading at the SDE and S/D interface (as seen in Fig. 4.20). The decrease 
in ID for the RSD structure can be attributed to a reduction in Aeff resulting in a higher 
RC,eff at the SDE and S/D interface due to current crowding effect [288]. 
RT in the linear regime (VD = 0.05 V) as a function of d for the different 




























Fig. 4.21. (a) Extracted values of RT for the various architectures as a function of d.     
(b) Comparison of the different resistance components RCH and RSD in the different 
structures. RCH was estimated by taking the potential difference across the channel       
0.5 nm below the gate oxide. A lower parasitic resistance of ~110 Ω·µm was achieved 
using the eMSD structure. 
0.5 V. The trends in RT are consistent with those observed for ID. RCH and RSD 
components are plotted in Fig. 4.21 (b). RCH was calculated by taking the potential 
difference across the channel, 0.5 nm below the gate oxide [288]. A lower RSD of       
~110 Ω·µm, can be achieved using the eMSD architecture, which is below the ITRS 
requirement of 131 Ω·µm [99]. 
4.3.4 Influence of S/D Thickness on Short Channel Effects 
DIBL as a function of d for the various device structures is plotted in Fig. 4.22. 
DIBL increases as d is increased for both RSD and eMSD structures, which can be 
attributed to an increase in CDOF and CDIF. The effect of CDIF on the channel is higher 
than that of CDOF due to the presence of the silicon nitride (Si3N4) spacer. This leads to 
a higher DIBL for the UTB-FET with eMSD. In order to reduce the effects of CDIF, 
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Fig. 4.22. DIBL as a function of d, for the various S/D architectures. DIBL increases 
with d for RSD due to the increase in CDOF. DIBL increases with d for eMSD due to the 
increase in CDIF. 
3D structures such as fin field effect transistors (FinFETs), where the gate has a better 
electrostatic control over the channel is required. This is discussed in the next Section. 
4.3.5 InGaAs FinFET with eMSD to Reduce Short Channel Effects 
In order to further reduce the SCEs such as DIBL and S in UTB-FETs, 3D  
 
Fig. 4.23. Schematic of the structure used for the simulation. FinFET with eMSD 
structure was simulated with d of 35 nm.  
































structures such as FinFETs are necessary. Hence, to study the improvements in the 
short channel behavior, InGaAs FinFET with eMSD was simulated. A schematic of the 
structure used for simulation is shown in Fig. 4.23. The FinFET has a channel width of 
10 nm.  
Fig. 4.24 (a) shows the comparison of the ID versus VGS plot, between the planar 
UTB-FET and FinFET with eMSD design. These structures had a d of 35 nm. In the 
FinFET structure, for LG of 15 nm, ID was ~0.8 mA/µm at VD of 0.63 V.  
 
Fig. 4.24. Comparison of the device performance: (a) ID vs VGS, and (b) the SCE 
between UTB-FET and FinFET with eMSD. The ID is comparable to that of the planar 
UTB-FET. The S and the DIBL are reduced (~20%) by using the 3D device architecture. 
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The comparison of SCE between the two structures is shown in Fig. 4.24 (b). A 
~20 % reduction in S and DIBL can be achieved by using the 3D structure due to the 
improved electrostatic gate control. The key advantages of using eMSD are highlighted 
in Table 4.2. 
4.4 Conclusion 
A novel eMSD architecture that can achieve low RSD and CGD without 
increasing the process complexity was realized on InGaAs n-channel UTB-FETs. 
InGaAs UTB-FETs with LG = 2 µm were realized and they exhibited good transfer 
characteristics, low IOFF, high ION/IOFF ratio of ~10
6, and an S of ~125 mV/decade. The 
higher ϕB,P (0.65 eV) of the InAlAs barrier layer reduces the sub-surface                   
source-to-drain leakage current (~103), which in turn decreases IOFF. For a given 
channel thickness of 10 nm, a lower RS of 20 Ω/square was obtained for the UTB-FET 
with eMSD compared to an RS of 135 Ω/square for the UTB-FET with thin S/D, which 
resulted in a reduction in the RSD. Furthermore, the effect of the S/D thickness on the 
RSD and CGD of short channel planar InGaAs UTB-FETs were evaluated using TCAD 
simulations. An RSD of ~110 Ω·µm, was achieved using the eMSD architecture with d 
= 35 nm, which is below the ITRS requirement of 131 Ω·µm. Similarly, a CGD of     
~0.16 fF/µm, which meets the ITRS requirements of 0.18 fF/µm, can be realized by 
using the eMSD design. However, the eMSD design resulted in an increased DIBL in 
the planar devices, due to an increase in the internal fringing capacitances. The 
simulation study showed that the DIBL effect can be effectively minimized (~20 %) 





P2S5/(NH4)2Sx-Based Sulfur Monolayer 




As previously discussed in Chapter 4, highly n-type (n++) doped source/drain 
extensions (SDEs) are required in between the Ni-InGaAs metal source/drain (S/D) and 
the inversion layer in the InGaAs channel to minimize S/D resistance (RSD). The low 
RSD results in high ON-state current (ION) in the saturation regime. In addition, abrupt, 
ultra-shallow and damage-free SDEs are needed to reduce drain-induced-barrier-
lowering (DIBL) and suppress the OFF-state leakage current from the source to the 
drain. Monolayer doping (MLD) is a process where a few monolayers of dopant atoms 
are assembled on the surface of the semiconductor and are driven in and activated using 
an annealing step. This is a promising technique for achieving such ultra-shallow 
junctions. 
MLD has been demonstrated on Si substrates in the past [289]-[294]. It has been 
shown that this technique is capable of achieving abrupt, ultra-shallow, and          
damage-free junctions with high doping concentrations. Sulfur monolayer doping 
(SMLD) using (NH4)2Sx solution has been demonstrated on gallium arsenide (GaAs) 
[295]-[296], indium arsenide (InAs) [297], and InGaAs [298]-[299]. MLD of InGaAs 
using Si as a dopant was also demonstrated recently [300]. Si, which is commonly used 
to dope InGaAs, can lead to either n-type or p-type doping, due to its amphoteric nature. 
This can be avoided by using sulfur as the dopant. The principle behind the SMLD 
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technique on InGaAs is illustrated in Fig. 5.1 [301]. A pre-clean is performed to remove 
native oxide from the sample surface prior to SMLD. The samples are then treated with 
sulfur-containing solution and capped with a dielectric to prevent the sulfur from 
desorbing from the surface. Finally, the samples are annealed using a rapid thermal 
process (RTP) for driving in the sulfur atoms and for dopant activation. SMLD can 
achieve conformal doping, which is important for 3D structures such as fin field effect 
transistors (FinFETs) and nanowire transistors. Additionally, the defects and crystal 
damage resulting from ion implantation can be avoided by using SMLD. 
 
Fig. 5.1. Cross-sectional schematic illustrating the SMLD process on fin and 
nanowire structures. This technique is capable of achieving abrupt junctions that are 
conformal and free of implant damage. Therefore, it is a promising method for forming 






















In this Chapter, SMLD for In0.53Ga0.47As using a solution based on phosphorus 
pentasulfide (P2S5) and (NH4)2Sx is studied for the first time. The impact of adding P2S5 
in the (NH4)2Sx solution [denoted as P2S5/(NH4)2Sx] on the doping process is 
investigated. Sheet resistances (RS) of the SMLD samples are extracted from micro-4-
point probe (µ4PP) measurements and Transmission Line Model (TLM) structures. 
Sulfur profiles after the dopant activation step are obtained using Secondary Ion Mass 
Spectrometry (SIMS) analysis. Furthermore, optical characterization of the n++-
In0.53Ga0.47As layers, formed using the SMLD process, is explored using Infrared 
Spectroscopic Ellipsometry (IRSE) for the first time. Electrical resistivities (ρn-InGaAs), 
carrier relaxation times (τe) and active n-type doping concentration (ND) are obtained 
from the shallow n++-InGaAs films. They are extracted by modeling the dielectric 
response of the doped films with a Drude-like free carrier response [302].  
 
 
Fig. 5.2. Schematic showing a (001) InGaAs surface after treatment with (NH4)2Sx, or 
P2S5/(NH4)2Sx. Hydrolysis of P2S5 results in the formation of various thiophosphates. 







































InGaAs N-MOSFETs that employ SMLD for source/drain (S/D) junction 
formation are demonstrated for the first time using a gate-first scheme. The effect of 
the dopant activation step on the performance of the transistors is also studied. 
5.2 SMLD of InGaAs using P2S5 and (NH4)2Sx  
5.2.1 Motivation for Using P2S5/(NH4)2Sx 
Passivation of GaAs surfaces using P2S5/(NH4)2Sx and (NH4)2Sx has been 
studied extensively [303]-[311], with P2S5/(NH4)2Sx treatment preferred to (NH4)2Sx. 
Studies show that when P2S5 is added to the (NH4)2Sx solution [311], the resulting 
sulfur layer degrades more slowly when exposed to air and is thus more robust. 
Moreover, the addition of P2S5 to (NH4)2Sx has been shown to reduce the surface 
roughness of the sample after treatment [312]. Achieving a smooth surface after the 
doping process is important for achieving good contacts. It has also been shown that a 
higher dose of sulfur can be incorporated by using P2S5/(NH4)2Sx as compared to 
(NH4)2Sx solution [312]-[313].  
5.2.2 Surface Chemistry 
X-ray photoelectron spectroscopy (XPS) studies have shown that treatment       
of the InGaAs surface using (NH4)2Sx helps to remove the surface oxides, such as 
Ga2O3, In2O3, and As2O3 [314]. The treatment results in the formation of Ga2S3, In2S3, 
and As2S3 compounds on the InGaAs surface. 
In the case of P2S5/(NH4)2Sx treatment of InGaAs, one possible explanation       
of the surface mechanisms was provided by Hwang et al. [315]. Another explanation 
follows that the P2S5 or P4S10 hydrolyzes in sodium hydroxide (NaOH) to give various 
thiophosphate ions [316]. Since (NH4)2Sx has a similar pH (~11) as NaOH, a similar 
mechanism can be expected when P2S5 hydrolyzes in (NH4)2Sx solution. These 
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thiophosphate groups can then react and form compounds with In, Ga, and As             
(Fig. 5.2). This also explains the high sulfur dose observed after P2S5/(NH4)2Sx 
treatment, as the thiophosphate groups provide more sulfur atoms.  
5.2.3 Blanket and TLM Sample Preparation 
(a) Blanket samples for µ4PP measurements and SIMS characterization 
 
Two SMLD solutions were prepared: (NH4)2Sx and P2S5/(NH4)2Sx. For the 
P2S5/(NH4)2Sx solution, powdered P2S5 was dissolved in (NH4)2Sx solution (20 % in 
H2O) at a concentration of 1.6 mg/ml. The pH of the solution after the dissolution           
of P2S5 was approximately 11-12. The starting substrate consists of a 500 nm thick        
p-type InGaAs (NA of 2 × 10
16 cm-3) epitaxially grown on InP. The samples were first 
cleaned using diluted hydrochloric acid (HCl:H2O = 1:3) to remove native oxide prior 
to SMLD. They were then separately treated in P2S5/(NH4)2Sx and (NH4)2Sx solutions 
at room temperature for 30 minutes. After treatment, the samples were removed from 
the solutions and blown dry using nitrogen without rinsing in deionized water. The 
samples were then loaded into an electron beam evaporator chamber within 30 minutes 
of blow-drying. A silicon dioxide (SiO2) capping layer (~15 nm thick) was deposited 
to prevent out-diffusion of sulfur during the subsequent dopant activation anneal. The 
capping conditions are critical and can affect the SMLD process. A low temperature 
capping layer deposition process is required. It has been reported that using a higher 
temperature for the capping layer deposition results in out-diffusion of the sulfur into 
the capping layer. This results in a reduction of the active dopant concentration and 
dopant activation efficiency. [298]. The samples were annealed for 300 s using RTP at 








Fig. 5.4. (a) I-V characteristics of TLM structures obtained from a sample treated with 
P2S5/(NH4)2Sx, and (b) the corresponding plot of total resistance RT versus contact 
spacing dSP. The inset in (b) shows a top-view Scanning Electron Microscope (SEM) 
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 (b) TLM structures to extract sheet resistance and contact resistivity 
 
Fig. 5.3 illustrates the key steps in TLM structure fabrication. The starting wafer 
consisted of a 50 nm thick In0.53Ga0.47As with NA of ~2 × 10
16 cm-3 on 500 nm thick 
In0.52Al0.47As with NA of ~1 × 10
17 cm-3, epitaxially grown on InP wafers                           
(NA of ~1 × 10
19 cm-3). Highly doped n++-InGaAs films were formed on the sample 
using the SMLD process described in the previous Section. Subsequently, mesas were 
formed using dry etching in chlorine based chemistry. Thereafter, Ni contact pads were 
formed using a lift-off process to complete the TLM structure. 
5.3 Material Characterization  
The RS of the doped InGaAs samples formed by SMLD was measured using 
TLM structures and µ4PP measurements. The samples used were 1 cm × 1 cm in 
dimension. The RS values plotted in the subsequent figures are the average of 3-5 
measurements taken from different random locations on each sample.  
Fig. 5.4  (a) shows the TLM current-voltage (I-V)  characteristics obtained from 
a sample treated with P2S5/(NH4)2Sx and annealed at 600 °C for 60 s. I-V curves were 
acquired from two adjacent Ni pads. The contact spacings (dSP) were 5, 6, 7, 8, 9, 10, 
15, 20, 25, 30, 35, 40, 45, 50, and 55 µm. The corresponding plot of total resistance 
(RT) versus dSP is shown in Fig. 5.4 (b). From the RT-dSP plot, the RS of the n
++-InGaAs, 
contact resistance (RC), and transfer length (LT) can be obtained. RS was extracted from 
the slope of the plot. The intercept at dSP = 0 gives RC from the two Ni contact pads. 
The LT of the two Ni contacts was determined when RT becomes zero. From these 
parameters, the contact resistivity (ρC) was extracted using [165]: 




















,                                          (5.1) 
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for TNi 5.0 LL  ,                NiNiCC WLR   
for TNi 5.1 LL  ,                NiTCC WLR   
where LNi and WNi are the length and width of Ni contact pad, respectively. 
The RS obtained from samples treated with P2S5/(NH4)2Sx and (NH4)2Sx 
solutions are plotted as a function of annealing temperature in Fig. 5.5 (a). Doping was 
observed in samples that were annealed at temperatures as low as 550 °C. RS decreases 
as the annealing temperature increases due to higher dopant activation and an increase 
in the junction depth. At low temperatures of 550 °C and 600 °C, the RS measured using 
µ4PP was lower than that of the TLM structures. This can be attributed to a possible 
error in the µ4PP measurement where RS was underestimated due to penetration of the 
probes through the ultra-shallow n++-layer [317]. The two measurement techniques 
were in good agreement as the junctions get deeper at higher annealing temperatures. 
The RS values at low activation temperatures (e.g. 600 °C) indicate the presence 
of a higher concentration of active dopants for the samples treated with P2S5/(NH4)2Sx 
than for samples treated with (NH4)2Sx only. This is a result of the higher dose of sulfur 
incorporated into the InGaAs for P2S5/(NH4)2Sx treatment as compared to (NH4)2Sx 
treatment. The specific ρC is plotted as a function of annealing temperature in Fig. 5.5 
(b). The increase in ρC with increasing annealing temperature is a consequence of the 
reduction in active dopant concentration at the InGaAs surface. A lower ρC, which 
indicates a higher active surface concentration, is observed for the samples treated with 
(NH4)2Sx. The lift-off process used in the fabrication of the TLM structures could have 
contributed to the poor interface between the Ni and the n++-InGaAs, resulting in a 
relatively high ρC. The process flow needs to be optimized to reduce ρC. Further 




Fig. 5.5. (a) Sheet resistance RS (in Ω per square, denoted as Ω/□) and (b) contact 
resistivity ρC of samples treated with (NH4)2Sx, or P2S5/(NH4)2Sx solution. The samples 
were annealed at different temperatures ranging from 550 °C to 700 °C for 300 s. RS 
decreases with increasing anneal temperature due to an increase in active dopant 
concentration and a larger junction depth. Lower RS was obtained for samples treated 
with P2S5/(NH4)2Sx at lower activation temperatures. Higher ρC at higher activation 
temperatures suggests a decrease in the active dopant concentration at the InGaAs 
surface. 
 
Fig. 5.6. Sheet resistance RS as a function of annealing time for samples treated with 
P2S5/(NH4)2Sx solution and annealed at 600 °C. RS decreases as the annealing time for 
the dopant activation step is increased. 




























































































































by using Ni-InGaAs [155] or molybdenum [318] that have lower ρC than Ni on             
n++-InGaAs. ρC can also be reduced by increasing ND of the n++-InGaAs layer. 
The effect of annealing time on the samples treated with P2S5/(NH4)2Sx was 
studied. Fig. 5.6 shows RS as a function of annealing time for samples annealed at        
600 °C. Reduction in RS with longer anneal time can be attributed to higher activation 
of the dopants and deeper junctions. Fig. 5.7 illustrates the effect of treatment time for 
samples that were immersed in the P2S5/(NH4)2Sx solution for different durations 
followed by dopant activation. RS remains constant over the whole range. This suggests 
that the sulfur layer formed after treatment is self-limiting and saturates after a 
treatment time of 10 minutes or possibly less. 
 
Fig. 5.7. Sheet resistance RS as a function of treatment time for samples treated with 
P2S5/(NH4)2Sx solution. RS remains constant even as the treatment time is increased 
from 10 minutes to 60 minutes. This indicates that the sulfur layer on the InGaAs 
surface saturates within 10 minutes of treatment. 































Further characterization was performed on samples annealed at 550 °C for      
300 s or 600 °C for 60 s. These annealing conditions were expected to have steep and 
shallow doping profiles. SIMS was performed on these samples after SiO2 cap removal 
using dilute hydrofluoric acid (DHF). All the SIMS in this Chapter, was done at the 
Institute of Materials Research and Engineering (IMRE) as a paid service. The sulfur 
profiles obtained for samples treated with the P2S5/(NH4)2Sx and (NH4)2Sx solutions are 
shown in Fig. 5.8 (a) and (b), respectively. The initial 2-3 nm of InGaAs was ignored 
due to surface artifacts from the SIMS measurement. There was no residual sulfur 
observed at the InGaAs surface. The sulfur dose was calculated by integrating the 
concentration-versus-depth curve.  
Samples treated with P2S5/(NH4)2Sx had a higher sulfur dose of                       
~5.41014 cm-2 to ~71014 cm-2 compared to ~21014 cm-2 obtained for samples treated 
with (NH4)2Sx. The higher dose from P2S5/(NH4)2Sx treatment is consistent with what 
has been reported in the literature on GaAs HEMTs [312]-[313]. Two regions with 
different diffusivity were observed in the SIMS profiles. This is similar to what was 
reported by Loh et al. for SMLD on InGaAs using (NH4)2Sx [299]. A small amount      
of phosphorus was seen near the InGaAs surface for samples treated with 
P2S5/(NH4)2Sx. This is probably a result of thiophosphate groups that attach themselves 
to the InGaAs surface during the treatment. 
In a separate round of experiments, the time delay (tdelay) between P2S5/(NH4)2Sx 
treatment and deposition of the SiO2 capping layer was varied. SIMS profiles obtained 
from samples with different tdelay after dopant activation at 550 ˚C for 300 s or 600 ˚C 
for 60 s are compared in Fig. 5.9 (a) and (b), respectively. It can be seen that sulfur has 
not been completely desorbed from the InGaAs surface even after a tdelay of 90 minutes. 




Fig. 5.8. SIMS profiles of samples doped using (a) P2S5/(NH4)2Sx or (b) (NH4)2Sx 
solution. The samples treated with P2S5/(NH4)2Sx exhibit a higher sulfur dose than those 
treated with (NH4)2Sx for the same dopant activation conditions. A small amount of 
phosphorus (P) can be seen at the InGaAs surface for the samples treated with 
P2S5/(NH4)2Sx.  
 
Fig. 5.9. The effect of the time delay tdelay between the P2S5/(NH4)2Sx treatment step 
and the SiO2 capping step was examined. For the samples treated with P2S5/(NH4)2Sx, 
it can be seen that the sulfur dose after dopant activation at (a) 550 ˚C, and (b) 600 ˚C 
reduces as tdelay increases. This is attributed to desorption of sulfur from the InGaAs 
surface. Therefore, to maintain a high sulfur dose, it is important to cap the samples 
immediately after the P2S5/(NH4)2Sx treatment. 






















































  550 C, 300 s
  600 C, 60 s
P profile
















 for 30 minutes.
Dopant 
activation 
  550 C, 300 s























































































































































to achieve a higher dose of sulfur, the samples must be capped with SiO2 with minimum 
tdelay. On the other hand, a lower dose results in more abrupt and shallow sulfur profiles. 
SIMS characterization gives only the chemical profile of sulfur in InGaAs. However, 
obtaining an active carrier concentration profile is challenging in the case of InGaAs, 
especially for ultra-shallow junctions. The junction depth depends on the background 
doping concentration of the sample. For example, if the doping concentration of the      
p-type InGaAs is 5  1018 cm-3, sub-10 nm junctions can be achieved using the SMLD 
process.  
5.4 Optical Characterization Using IRSE 
5.4.1 Motivation for Using IRSE  
RS and ND of doped layers in semiconductors are typically extracted using 
electrical techniques such as four-point-probe measurement, TLM and Hall Effect 
measurements. As mentioned in the previous Section, penetration of probes through 
ultra-shallow junctions can result in erroneous RS values. Likewise, TLM and Hall 
measurements are prone to error if the underlying layers in the heterostructures do not 
provide good current confinement in the doped region of interest. As mentioned in the 
previous Section, active carrier junction depth for ultra-shallow junctions in InGaAs 
cannot be determined from the chemical profile acquired from SIMS. IRSE, which is a 
non-contact and non-destructive technique, is a promising alternative. IRSE has been 
used for the electrical and physical characterization of semiconductor heterostructures 
[302]. IRSE was applied to characterize sub-100 nm Si junctions formed by excimer 
laser annealing on bulk Si and Si-on-insulator [319]. RS values for junction depths down 
to ~30 nm have been reported [319].  
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Active carriers can modify the optical response of a material in the infrared 
range. In the case of a doped semiconductor, the infrared dielectric response is 
dominated by free carrier absorption. Parameters such as ρn-InGaAs, τe, and ND can be 
determined from the dielectric response using a classical Drude model. The thickness 
of the doped layer (Tn-InGaAs) can also be obtained from ellipsometry. The Tn-InGaAs 
extracted could be related to the active carrier junction depth. RS is calculated from       
ρn-InGaAs and Tn-InGaAs of the doped layer.  
5.4.2 Details of the Measurement  
IRSE measurements were carried out at room temperature (25 °C) using an 
infrared variable angle spectroscopic ellipsometer (IR-VASE). The ellipsometric 
angles Ψ and Δ were acquired at an angle of incidence of 65° from 0.05 to 0.65 eV. 
The complex dielectric function of the n++-InGaAs film was described using an optical 
dispersion model given by [320]: 



















 ,           (5.2) 
where EPH is the photon energy, Cellips is a fitting parameter that is independent of 
energy, ħ is the Planck’s constant, and ε0 is the permittivity of free space. The second 
term is related to the Drude lineshape that describes the free electron behavior in the 
conduction band. ρn-InGaAs and τe are related to the plasmon energy (EP) and are given 
by [320]:  


























C  .                                             (5.4) 
Apole is the magnitude of the pole, Epole is the pole energy, q is the elementary charge, 
and m* is the effective mass of the carriers. The third term in Equation (5.2) accounts 
for the dispersion caused by absorption outside the measured spectral range. The 
thicknesses of p-type InGaAs, n++-InGaAs and the other adjustable parameters in the 
model were fitted by a least-square procedure which follows the Levenberg-Marquardt 
algorithm [321]. Since the infrared wavelengths are not sensitive to the surface, the 
thickness of the surface layer was kept fixed at ~2√2 times the surface roughness values 
obtained from Atomic Force Microscopy (AFM) measurements [322]. Root mean 
square (RMS) roughness of ~0.3 to 0.8 nm was observed on the InGaAs samples after 
the SMLD process. 
5.4.3 Results and Discussion 
IRSE was performed on the SMLD samples shown in Fig. 5.10. In situ n-type 
(Si doped) InGaAs films with known ND of ~1 × 10
19 cm-3 were also characterized to 
verify the results obtained from the SMLD samples. In situ samples with different         
 
Fig. 5.10. Schematic of the samples used for IRSE measurements; (a) n++-InGaAs 
layers using SMLD or in situ doping on p-type InGaAs/InP substrate, (b) undoped          
p-type InGaAs/InP substrate, and (c) InP substrate. The surface layer was modeled 












Fig. 5.11. Imaginary part of the pseudo dielectric function <ε2> obtained from SMLD 
samples. (a) <ε2> from the P2S5/(NH4)2Sx based samples for the entire energy range 
(0.05 - 0.65 eV), and (b) a magnified view of the energy range (0.05 - 0.2 eV) where 
the signals from the SMLD samples can be distinguished from the undoped sample.    
(c) <ε2> from the (NH4)2Sx based samples for the entire energy range (0.05 - 0.65 eV), 
and (d) a magnified view of the energy range (0.05 - 0.2 eV) where the signals from 
the SMLD samples can be distinguished from the undoped sample. 
Tn-InGaAs were formed by wet etching the n
++-InGaAs (100 nm)/p-InGaAs (400 nm)/InP 
substrate using phosphoric acid chemistry (H3PO4:H2O2:H2O = 1:5:20) for different 
time durations. The samples used for the IRSE measurement are shown in Fig. 5.10. 
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The SMLD and in situ doped samples were modeled as a four-layer system 
which consists of highly doped (p++) InP substrate, p-type InGaAs film, the n++-InGaAs 
film and a surface layer [shown in Fig. 5.10 (a)]. The surface layer was modeled as a 
thin film consisting of 50 % n++-InGaAs and 50 % voids in the Bruggeman 
approximation [323]. In order to model the n++-layer, it was vital to know the complex 
dielectric functions of the underlying layers. Hence, the p-type InGaAs layer and the 
InP substrate were characterized separately using the samples shown in Fig. 5.10 (b) 
and (c), respectively. Their dielectric functions were then used in modelling the SMLD 
and in situ doped samples.  
The imaginary part of pseudo-dielectric function (<ε2>) for the SMLD samples 
formed using the P2S5/(NH4)2Sx and (NH4)2Sx solutions are shown in Fig. 5.11 (a) and 
(c), respectively. The <ε2> from the starting substrate (undoped) is plotted for 
comparison. Although the signal from p-type InGaAs layer dominates <ε2>, the SMLD 
samples can be distinguished from the starting substrate in the energy range below       
0.2 eV as shown in Fig. 5.11 (b) and (d). An upward shift in <ε2> was observed with 
the formation of the n++-layer on the p-type InGaAs/InP substrate. A point-by-point fit 
[321] was used in order to confirm that the modeled dielectric function is a realistic 
representation of the true dielectric function of n++-InGaAs. 
The activation efficiency for the different splits was determined from the ratio 
of the active carrier dose from IRSE measurements and the total sulfur dose from the 
SIMS profile. They are presented in Table 5.2. The SMLD samples formed using 
P2S5/(NH4)2Sx solution show higher active sulfur dose compared to the samples formed 
with (NH4)2Sx solution. This is consistent with the lower RS values observed for the 
P2S5/(NH4)2Sx based samples as seen in Fig. 5.5. The activation efficiency at 550 °C, 
300 s and 600 °C, 60 s was ~1-2 %. The activation efficiency achieved using the SMLD 
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process is slightly lower than that reported by Yum et al. [298], which can be attributed 
to the lower thermal budget used for the dopant activation. 
The parameters obtained from the fits are summarized in Table 5.1. ND and 
electron mobility (µe) were calculated from ρn-InGaAs and τe by using an electron effective 
mass me
* = 0.074 me [324], where me is the electron mass. The SMLD samples had a 
higher ρn-InGaAs and a lower τe than the in situ samples. The increase in τe can be  

















1 In situ 0.729 33.2 35.2 1.1 790 
2 In situ 0.533 43.9 45.0 1.1 1044 
3 In situ 0.448 52.3 56.6 1.1 1242 
4 In situ 0.375 62.3 86.6 1.1 1481 
5 In situ 0.320 72.4 106.7 1.1 1720 
6 P2S5/(NH4)2Sx 





3.8 1.7 245 
7 P2S5/(NH4)2Sx 
(600 °C, 60 s) 
1.2 1.8 7.5 1.17 42 
8 (NH4)2Sx 





2.7 1.5 282 
9 (NH4)2Sx 
(600 °C, 60 s) 
1.08 
 
13.4 3.1 1.05 660 
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Table 5.2.  The activation efficiency calculated from the active and total sulfur 





























8.8 × 1012 7 × 1014 1.25 
8 (NH4)2Sx 550 °C, 
300 s 
4.1 × 1012 1.9 × 1014 2.1 
9 (NH4)2Sx 600 °C, 
60 s 
3.2 × 1012 2 × 1014 1.6 
attributed to the higher impurity and surface scattering in the ultra- thin n++-layers 
formed in the SMLD samples. ND of ~1.1 × 10
19 cm-3 was observed in the in situ 
samples regardless of Tn-InGaAs. This is consistent with the ND of the in situ doped 
starting substrate (i.e. ~1 × 1019 cm-3), and verifies the fitting accuracy of the Drude 
model. The n++-InGaAs layers formed using SMLD were less than 10 nm thick, and 
had an ND of ~ 1.05 × 10
19 - 1.7 × 1019 cm-3. The ND and Tn-InGaAs obtained were 
comparable to those reported by Kort et al. [325]. A larger Tn-InGaAs can be observed for 
the samples annealed at 600 °C compared to those annealed at 550 °C. This reflects the 
trend observed in the SIMS shown in Fig. 5.8. The Tn-InGaAs for P2S5/(NH4)2Sx samples 
annealed at 550 °C was larger than that of the sample treated with (NH4)2Sx. This is 
also illustrated in the SIMS results [Fig. (5.8)]. 
RS values of ~3 - 5 kΩ/□ were extracted for the sub-10 nm SMLD films from 
the IRSE measurements. This suggests that ND higher than 1.7 × 10
19 cm-3 is required 
in the ultra-thin n++-InGaAs layers in order to meet the International Technology 
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Roadmap for Semiconductors (ITRS) target of RS < 1 kΩ/□ [99]. RS can be reduced by 
improving the activation efficiency. Further improvements in the activation efficiency 
can be achieved by employing dopant activation techniques such as spike annealing or 
laser annealing. The RS obtained from IRSE was higher than that from the TLM 
structures, which could be due to the approximation of the n++-layer as a box-type 
region. This discrepancy between IRSE and TLM results can be reduced by introducing 
active dopant profiles in the ellipsometry model. In order to obtain these active dopant 
profiles, techniques such as spreading resistance profiling (SRP) and electrochemical 
capacitance-voltage (ECV) measurements need to be developed for characterizing 
ultra-thin n++-InGaAs junctions. 
5.5 MOSFET Fabrication and Characterization 
Planar InGaAs N- MOSFETs were fabricated to demonstrate the P2S5/(NH4)2Sx 
SMLD technique. The process flow and schematics for the fabrication of the MOSFETs 
are shown in Fig. 5.12. The starting substrate consists of 50 nm thick In0.53Ga0.47As and 
500 nm thick In0.52Al0.48As epitaxially grown on an InP substrate. The doping 
concentration of the InGaAs and InAlAs layers are same as that used in TLM 
fabrication [Section 5.2.3]. Pre-gate clean using HCl and ammonium hydroxide 
(NH4OH) solutions was carried out to remove any native oxide and impurities on the 
InGaAs surface. Subsequently, surface passivation was done using (NH4)2Sx solution. 
This was followed by gate stack deposition and post-deposition anneal at 300 °C for 
60 s. The gate stack consists of a ~100 nm thick TaN metal gate layer on top of a         
~5.5 nm thick Al2O3 dielectric layer. After gate patterning, Al2O3 was removed in the 
S/D regions using DHF (HF:H2O = 1:100). The samples were then immersed in the 
P2S5/(NH4)2Sx solution for 30 minutes, after which they were capped with a 15 nm thick 
SiO2 layer followed by dopant activation anneal. Different annealing conditions were 
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used for dopant activation and their effects on the device performance were studied. 
Mesa isolation was then performed and palladium germanide (PdGe) S/D contacts were 
formed to complete the fabrication.  
 
Fig. 5.12. The process flow for fabrication of InGaAs N-MOSFETs with S/D formed 
using P2S5/(NH4)2Sx SMLD. Different dopant activation conditions were used. 
 
 
Fig. 5.13. Top-view SEM image of an InGaAs N-MOSFET with a gate length of 1 µm 
and with S/D regions doped by P2S5/(NH4)2Sx SMLD. The dopants were driven in and 
activated by annealing at 600 °C for 180 s for this device.  
 






































Fig. 5.14. (a) ID-VGS, and (b) GM,int-VGS characteristics of the planar transistor shown 
in Fig. 5.13. The device has a reasonable subthreshold swing (S) and negligible DIBL. 
Peak GM,int of 140 µS/µm can be observed at VD of 1.1 V. 
 
Fig. 5.15. ID-VD characteristics of the same device in Fig. 5.14, with gate overdrive 
(VGS - VT) varying from 0 V to 2 V in steps of 0.2 V. VT was obtained using the 
maximum transconductance method [165]. The device suffers from high S/D 
resistance, as the current has to flow through the ultra-shallow doped region over a long 
distance of ~5 μm between the channel and the S/D contact. 
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Fig. 5.16. (a) ION (solid symbols) at gate overdrive (VGS - VT) of 1 V, and IOFF           
(open symbols) at (VGS - VT) of -0.5 V at VDS of 0.6 V and (b) peak GM,int at VD of 0.6 
V are plotted as a function of the gate length. Comparison was made between samples 
with different annealing temperatures for dopant activation. The annealing time was 
kept fixed at 300 s. Using a lower thermal budget helps to achieve high ION and peak 
GM,int. 
Fig. 5.13 shows a top-view SEM image of a fabricated device with a gate length 
(LG) of 1 µm. Dopant activation in the S/D regions of this device was achieved by 
annealing at 600 °C for 180 s. Drain current (ID) and intrinsic transconductance (GM,int) 
of the device are plotted versus gate voltage (VGS) in Fig. 5.14. The slightly negative 
threshold voltage (VT,lin = -0.0677 V) can be attributed to the low doping in the channel 
and the work function of the TaN metal gate. The threshold voltage can be adjusted 
and made positive by using higher p-type doping in the channel or by using a metal 
gate with a higher work function. Gate stack degradation due to the high thermal budget 
in the dopant activation step results in the high subthreshold swing (S) as seen in          
Fig. 5.14. The device has a GM,int of ~140 μS/μm at VD = 1.1 V. ID is plotted versus the 
drain voltage (VD) in Fig. 5.15 for the same device in Fig. 5.14. Since the current from 
the channel has to flow through the ultra-shallow n++-layer in the S/D regions over a  
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Fig. 5.17. (a) ION (solid symbols) at gate overdrive (VGS - VT) of 1 V, and IOFF            
(open symbols) at (VGS - VT) of -0.5 V at VD of 0.6 V and (b) peak GM,int at VD of 0.6 V 
are compared for samples annealed at a fixed temperature of 600 °C for different 
durations. As in the case of lower annealing temperature, a shorter annealing time leads 
to a lower thermal budget, which gives better gate stack quality and therefore better 
device performance. 
 
Fig. 5.18. Box plots showing the statistical distribution of S for devices with different 
dopant activation conditions. Comparison is made between samples with different       
(a) annealing temperatures and (b) annealing times. A higher thermal budget for dopant 
activation results in degradation of the gate stack, which leads to higher S. This can be 
avoided by using a gate-last process scheme. 










































































































































































distance of ~5 μm before it reaches the PdGe contacts, a large RSD was observed. 
However, at future technology nodes, the SMLD process is best suited for doping the 
SDEs of devices where the metal contacts are a few nanometers away from the gate. 
These devices will have significantly lower RSD. The resistance may be further reduced 
by increasing the dopant activation efficiency. This can be achieved by using 
techniques such as spike annealing or laser annealing, which can be used to apply 
higher annealing temperatures to improve the dopant activation. In addition, the shorter 
annealing time used in these methods reduce the diffusion of the dopants and does not 
compromise the junction depth. 
The effect of different dopant activation conditions on the performance of the 
device was examined. There was a significant reduction in the ON-state current (ION) 
and peak GM,int at a gate overdrive (VGS - VT) of 1 V as the annealing temperature (Fig. 
5.16) or time (Fig. 5.17) was increased. The IOFF for all the devices was between           
0.1 and 20 nA/µm. The reduction in ION and peak GM,int at increased thermal budgets 
can be attributed to the degradation of the interface between the gate dielectric and the 
channel. This was confirmed by the statistical distribution of the S for different dopant 
activation conditions (Fig. 5.18), which shows that an increase in thermal budget results 
in higher S for the devices. However, this will not be an issue if a gate-last scheme is 
used for device fabrication, where the S/D are formed before the gate stack formation. 
5.6 Conclusion 
SMLD using P2S5/(NH4)2Sx solution was investigated for potential use in the 
formation of SDEs of InGaAs N-MOSFETs. The SMLD technique does not suffer from 
implant damage and has the potential to facilitate conformal doping for 3D structures 
in future logic device applications. Dopant activation was achieved at temperatures as 
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low as 550 °C for samples treated with P2S5/(NH4)2Sx. Sulfur profiles with steep slopes 
(< 1.5 nm/decade), which are required to achieve the abrupt and shallow junctions 
necessary for SDEs, were realized. A higher sulfur dose in the range of                 
~5.41014 cm-2 to ~71014 cm-2 was observed for samples treated with P2S5/(NH4)2Sx 
compared to that of ~21014 cm-2 for samples treated with (NH4)2Sx, which resulted in 
higher ND and lower RS at dopant activation temperatures of 550 °C and 600 °C. The 
SMLD samples were characterized using IRSE. Parameters such as ρn-InGaAs, τe, and ND 
were extracted from the shallow n++-InGaAs films. This study suggests that IRSE is a 
useful technique to characterize heavily doped ultra-thin InGaAs films. Roughly             
3-4 nm thick n++-InGaAs layers were achieved using SMLD with ND of as high as         
1.7 × 1019 cm-3. ND higher than 1.7 × 10
19 cm-3 is required to meet the ITRS target of 
RS < 1 kΩ/□. Planar InGaAs N-MOSFETs, with S/D regions formed using 
P2S5/(NH4)2Sx-based SMLD, were demonstrated. The effect of the dopant activation 
conditions on device performance was studied. Higher annealing temperature or 
annealing time during dopant activation results in a degradation in ION, GM,int, and S, 
which was due to gate stack degradation. This study suggests that a gate-last scheme is 
more suited for device fabrication to avoid the detrimental effect of the dopant 













‘Power consumption’ is a major limiting factor in further scaling of silicon (Si) 
metal-oxide-semiconductor field effect transistors (MOSFETs) for logic device 
applications. The power density in a semiconductor chip can be reduced by lowering 
the operating voltage (VDD). However, as we reach the limits of mobility enhancement 
in Si MOSFETs, reducing VDD would have a detrimental impact on the drive current 
and switching speed of the transistors. This can be resolved by replacing Si with a new 
channel material, in which the charge carriers travel at a much higher velocity. InGaAs, 
with its high electron mobility, is currently the most promising candidate to replace Si 
as the channel material in N-MOSFETs. 
However, there are several challenges that need to be overcome before InGaAs 
can be used for mass production in the semiconductor industry. Some of these 
challenges include: high source/drain (S/D) resistances (RSD) and high gate-to-drain 
capacitances (CGD). Simple and cost efficient process technologies that reduce these 
parasitic components are vital in realizing high performance MOSFETs. 
This thesis has explored and developed new process techniques and device 
architectures that can reduce RSD in an InGaAs N- MOSFET without increasing the 
CGD or process complexity.  The contributions of this thesis are summarized in Section 
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6.2. In addition, suggestions on possible future directions for expanding on the research 
in this thesis are provided in Section 6.3. 
6.2 Contributions of This Thesis 
6.2.1 Selective Etching Process for the Formation of Self-Aligned 
Metallic S/D for InGaAs N-MOSFETs 
A selective wet etching process for the removal of Ni over Ni-InGaAs was 
developed [326]. The study showed that HCl and HNO3 based chemistries had high 
selectivities in etching Ni over Ni-InGaAs. It was also observed that the addition of Pt 
into Ni-InGaAs provided a larger process window during the selective etch process. 
The results of this study assisted in the realization of InGaAs N-MOSFETs with 
metallic self-aligned S/D [155], [226], [238], [327], [328]. Companies such as 
SEMATECH and TSMC (Europe) have shown interest in this work and are using it as 
a reference to develop a selective etching recipe that is suitable for industrial 
application. 
6.2.2 eMSD Architecture for InGaAs N-MOSFETs with Self-Aligned 
Ni-InGaAs S/D 
An eMSD architecture was proposed for InGaAs n-channel UTB-FETs, to 
reduce RSD. This eMSD design is easier to fabricate and has a lower CGD compared to 
a raised S/D architecture. InGaAs UTB-FETs with eMSD comprising of Ni-InGaAs 
and Ni-InAlAs were demonstrated [328]. This was achieved with the help of the 
selective etching process that was earlier developed (discussed in Chapter 3). For a 
channel thickness of 10 nm, a lower RSD was obtained for the UTB-FET with eMSD 
compared to those with thin S/D reported in literature. Further analytical studies were 
performed using simulations to study the potential application of the eMSD architecture 
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in future technology nodes. The simulation study indicated that RSD and CGD that meet 
the International Technology Roadmap for Semiconductors (ITRS) requirements can 
be achieved for InGaAs N-MOSFETs by using the eMSD architecture.  
6.2.3 P2S5/(NH4)2Sx-Based Monolayer Doping Technique for SDEs in 
InGaAs N-MOSFETs 
In order to further reduce RSD, sulfur monolayer doping (SMLD) technique 
using P2S5/(NH4)2Sx solution was developed for use in the formation of S/D extensions 
(SDEs) in InGaAs N-MOSFETs [301], [329]. This technique helped in attaining sulfur 
profiles with steep slopes required to realize the abrupt and shallow junctions necessary 
for SDEs. Moreover, this technique has the potential for conformal doping which is 
needed for SDEs of 3D structures, such as fin field effect transistors (FinFETs) or 
nanowire transistors. The electrical and physical properties of the n++-InGaAs layers 
formed using SMLD were characterized. Infrared spectroscopic ellipsometry was used 
to extract various parameters of the ultra-thin highly n-type doped (n++) InGaAs layers 
formed using SMLD [329]. Sub-10 nm n++-InGaAs films were realized with active 
doping concentration as high as 1.7 × 1019 cm-3. The SMLD technique was 
demonstrated on planar InGaAs N-MOSFETs, and the effect of the dopant activation 
conditions on device performance was evaluated.  
6.3 Future Directions 
Although new and promising S/D engineering technologies were explored and 
developed in this thesis for advanced InGaAs N-MOSFETs, further work needs to be 
done to optimize and improve these technologies before they can be adopted in the 
semiconductor industry at future technology nodes. 
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The selective etching process explained in Chapter 3 was developed on blanket 
(unpatterned) samples. The etch rates and selectivities on patterned samples (where 
devices are densely packed) needs to be investigated, as they could be affected by 
effects such as micro and macro loading. Furthermore, the selective etch was developed 
using coupon size samples (1 cm × 1 cm). This process needs to be optimized for larger 
wafers (up to 450 mm in diameter) that are typically used in the semiconductor industry. 
The uniformity of the etching over such large areas also needs to be investigated. 
The eMSD architecture needs to be demonstrated on short channel InGaAs 
transistors (UTB-FETs or FinFETs) to verify the results obtained from the simulation 
study explored in Chapter 4. In addition, to further reduce RSD in the InGaAs UTB-
FETs with eMSD, the ρC between Ni-InGaAs and n++-InGaAs needs to be lowered to 
below 1×10-8 Ω·cm2. Moreover, it is important to understand the reason behind the 
high ρC observed for Ni-InGaAs. This is in spite of the fact that the work functions of 
metals tend to pin near the conduction band of InGaAs. A possible reason for the high 
ρC could be due to the presence of interfacial layers such as excess elemental In, Ga, or 
As at the interface between Ni-InGaAs and InGaAs, after reaction of Ni with InGaAs. 
Preliminary studies performed by one of our collaborators shows that Ga out-diffuses 
during the formation of Ni-InGaAs. This results in non-stoichiometry of InGaAs at the 
interface between Ni-InGaAs and InGaAs, thus attributing to a high ρC. The study also 
shows that inserting a capping layer between Ni and InGaAs before the reaction can 
help to suppress the Ga out-diffusion. ρC as low as ~4×10-8 Ω·cm2 on n++-In0.53Ga0.47As 
(with active donor concentration of 3×1019 cm-3) have been achieved. This is the lowest 
ρC obtained for Ni-InGaAs contacts, making it a very promising material to be used as 
S/D contacts in InGaAs N-MOSFETs. Further work needs to be done to reduce ρC 
below 1×10-8 Ω·cm2. This could be accomplished by increasing the doping 
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concentration and the indium content in the S/D regions. The material and the thickness 
of the capping layer are some of the other parameters that can be varied to reduce ρC, 
and in turn the RSD.  
Further optimization is required for the SMLD technique to lower the RSD.  This 
can be done by improving the dopant activation efficiency. The activation efficiency 
can be improved by employing techniques such as spike annealing and laser annealing. 
Similarly, choosing the correct material for capping layer is critical to achieve higher 
activation efficiencies [298]. Although, the SMLD process was successfully 
demonstrated on planar In0.53Ga0.47As N-MOSFETs, the feasibility of this doping 
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